


# Introduction to microfabrication (Based on chapter 1)

sami.franssila@aalto.fi

# Tools, wafers, devices




These are called tools, or equipment; they are reactors, furnaces, chambers,...



These are devices, accelerometers, transistors, filters...



These are components. Not part of this course.



This is a wafer. This particular wafer has 32 chips (a.k.a. die) on it.

# Dimension in microworld




Fig. 1.12

# Microfabrication vs. Nanofabrication ?




Fig. 1.3: Electron beam lithography defined gold-palladium nanobridge




Fig. 24.4: Focussed ion beam patterned Aalto vase

# Materials



thin film 2 }  
thin film 1 }  
1-1000 nm

substrate:  
thick piece of material  
(0.5 mm = 500 μm)

# Common materials

Substrates:

Silicon

Thin films:

$\text{SiO}_2$

$\text{SiN}_x$

Polysilicon

Al

Cu


W

Pt

Others:



Photoresist

# The most important film: SiO<sub>2</sub>




# Oxygen atmosphere (1)

What happens this structure at 1000°C ?  
Tungsten melting point is 3 422°C








# Oxygen atmosphere (2)





# Solution: CVD

## Chemical Vapor Deposition



We bring all ingredients needed in gas phase, and no material on the wafer is consumed.

# Insulator films



Thicknesses range from ~1 nm to 1  $\mu\text{m}$

By Chemical Vapor Deposition (CVD)

Or Atomic Layer Deposition (ALD)

# Metallic films

conductors (Al, Au, Cu):

low resistivity

resistors (Ta, W, Pt, Si)

high and stable resistivity


capacitor electrodes (poly-Si, Al, Mo)

good interface against the dielectric

other uses:


mirrors, protective coatings, catalysts,...

# Sputter deposition: most generic method for metal films



# Resistor design, homework

$$R = \rho \frac{L}{WT}$$




How to change resistor resistance ?

1. Change L: vary its length
  2. Change W: vary its width
  3. Change T: vary its thickness
  4. Change  $\rho$ : try another material
- } Easy to vary on wafer
- } Everything on wafer is identical

# Sheet resistance

$$R_s \equiv \rho/T$$



$R_s$  is in units of Ohm, but it is usually denoted by Ohm/square to emphasize the concept of sheet resistance.

$R_s$  is useful because it is direct measurement.

Resistance of a conductor line can now be easily calculated by breaking down the conductor into  $n$  squares:  $R = nR_s$

# Patterning: lithography and etching




Fig. 9.1




# Photoresist exposure

UV light


photomask

photoresist

silicon wafer



Positive resist:  
exposed parts  
become  
soluble



Negative resist:  
exposed  
parts cross-  
linked and  
insoluble




Fig. 9.10

# After lithography






Fig. 9.14

# Quantum-Tunneling Metal-Insulator-Metal Diodes



**Note: z-scales are not drawn to scale (practically never !!)**


# Diode process flow



1. Thermal oxidation SiO<sub>2</sub>
2. Pt deposition
3. Lithography
4. Pt etching aqua regia
5. Resist strip
6. Al<sub>2</sub>O<sub>3</sub> deposition by ALD
7. Al deposition
8. Lithography
9. Al and Al<sub>2</sub>O<sub>3</sub> etching
10. Resist strip

# IC multilevel metallization

Thick Metal and MIM available in C35B4M3



CMOS RF Process cross section

# Silicon wafers




Fig. 1.4: 100 mm diameter silicon wafer





Fig. 1.20 Real estate allocation on a wafer

# Silicon strengths

- silicon is a good mechanical material
  - silicon is good thermal conductor
  - silicon is transparent in infrared
  - silicon is a semiconductor
  - silicon is optically smooth and flat
  - silicon is known inside out
- ➔ consider silicon first, alternatives then

# Single crystalline silicon (a.k.a. monocrystalline)



$\langle 100 \rangle$   
silicon

Fig. 4.6



# Real silicon wafers


Almost perfect, but **ALWAYS** contain:

- dopants (B, P, at least 1 dopant atom per billion silicon atoms  $\approx 5 \cdot 10^{13} \text{ cm}^{-3} / 5 \cdot 10^{22} \text{ cm}^{-3}$ )
- oxygen from silica crucible (15 ppm)
- carbon from graphite heaters (1 ppm)
- impurities (C, Fe, Zn, ... e.g.  $10^{10} \text{ cm}^{-3}$ , or ppt)
- defects (voids, dislocations, precipitates,...)
- intentional dopants, B, P typically  $10^{15} - 10^{18} \text{ cm}^{-3}$

# Videos

- Doping: if you need to refresh your memory about semiconductors and doping, this video is useful:
- <https://www.youtube.com/watch?v=k12GMjtN8aA>

# Doping



n-diffusion (e.g.  $10^{16} \text{ cm}^{-3}$   
phosphorous)


**p-substrate (e.g.  $10^{15} \text{ cm}^{-3}$   
boron)**

p+ diffusion (e.g.  $10^{18} \text{ cm}^{-3}$   
boron)

Fig. 25.2


Silicon substrate ●

(p-type with boron ● majority)




● boron    ● phosphorous    ●    ● Impurities (e.g. Fe, Cu)

Phosphorous ● diffusion →  
top layer turned into n-type




Bulk of the wafer remains p-type,  
because diffusion does not extent to depth of wafer.

# Junction depth $x_j$




$X_j$  is the depth where diffused dopant concentration equals wafer dopant concentration (of opposite type).

# Microtechnology evolution



# Silicon FinFET





# Optoelectronics




Fig. 1.14: Silicon solar cell




Fig. 6.2: GaAs multiple quantum well solar cell

# MEMS: Micro Electro Mechanical Systems




Fig. 29.21: Microgears, courtesy Sandia National Labs.






Fig. 21.3: comb-drive actuator

# Clandestine NEMS tags.



“Tags exploit the electromechanical spectral signature as a fingerprint that is characterized by inherent randomness in fabrication processing.”



# Power MEMS




Fabricated by bonding together 5 silicon wafers.

Fig. 1.17: Microturbine

# MOEMS (Micro Opto Electro Mechanical Systems)




**Fig. 1.2:** Micromirror made of silicon, 1 mm diameter, supported by 1.2  $\mu\text{m}$  wide, 4  $\mu\text{m}$  thick torsion bars




**Fig. 21.4:** variable optical attenuator

# Micro-optics



**Fig. 1.7:** Aluminum oxide and titanium oxide thin films deposited over silicon waveguide ridges, courtesy Tapani Alasaarela.



**Fig. 7.13:** Refractive index  $\text{SiO}_2/\text{SiO}_x\text{N}_y/\text{SiO}_2$  waveguide:  $n_f$  1.46/1.52/1.46. From ref. Hilleringmann.

# Microfluidics and BioMEMS




Fig. 1.13: silicon microneedle




Fig. 1.11: Oxyhydrogen burner flame ionization detector

# Cleanrooms



Fig. 1.19



# Yield

$$Y = Y_0^n$$

Yield of a total process ( $Y$ ) is a product of yield of individual process steps ( $Y_0$ )

50 step MEMS process,  $Y_0 = 0.999$

$$\rightarrow Y = 0.999^{50} = 95\%$$

500 step DRAM process,  $Y_0 = 0.999$

$$\rightarrow Y = 0.999^{500} = 61\%$$

# Yield (2)

$$Y = e^{-DA}$$

Yield depends on chip area (A) and defect density (D)

$$D = 0.01 \text{ mm}^{-2} (= 1/\text{cm}^2)$$

$$A = 10 \text{ mm}^2 \rightarrow Y = 90\%$$

$$A = 100 \text{ mm}^2 \rightarrow Y = 37\%$$

# Microindustries are big

|                        |                |
|------------------------|----------------|
| Integrated circuits    | \$550 B (2021) |
| Other semiconductors   | \$115 B        |
| (of which MEMS/sensors | \$24 B)        |
| Flat panels displays   | \$130 B        |
| Solar cells            | \$170 B        |
| Hard disks             | \$35 B         |
| Equipment              | \$100 B        |
| Materials              | \$50 B*        |

Best source: [semi.org](http://semi.org)

\* Includes packaging materials, leadframes etc.