




# Thermal oxidation of silicon

sami.franssila@aalto.fi

**A!**

# Thermal oxidation (at $\sim 1000^\circ\text{C}$ )

Dry oxidation:




Wet oxidation:



# A! What happens to materials in oxygen at 1000°C ?

-silicon  
-epitaxial silicon  
-polysilicon  
-amorphous silicon



oxidized into SiO<sub>2</sub>

-silicon nitride: not affected

-metals: melted (Al m.p. 653°C)

-metals: oxidized (e.g. CuO)

(==> not conductive any more)


-metals: reacted with silicon (e.g. TiSi<sub>2</sub>, conductor)

-polymers (e.g. resist): burned (CO<sub>2</sub>; H<sub>2</sub>O)

# A!

## Thermal SiO<sub>2</sub> properties


- Excellent electrical insulator - high breakdown electric field
- Stable and reproducible Si/SiO<sub>2</sub> interface
- Selective oxidation with corresponding mask, e.g. Si<sub>3</sub>N<sub>4</sub> (not PR)
- Good diffusion mask for common dopants
- Very good etching selectivity between Si and SiO<sub>2</sub>
- Conformal oxide growth on exposed Si surface



# A!

## Roles of silicon dioxide

1. diffusion/implant mask ( $\sim 1 \mu\text{m}$ )
2. surface passivation (a few nanometers and up)
3. transistor isolation (up to  $1 \mu\text{m}$ )
4. gate oxide in MOS structures (5-25 nm)
5. structural and sacrificial layer in MEMS ( $\sim 1 \mu\text{m}$ )





# A!

## Videos

- Thermal oxidation
- <https://www.youtube.com/watch?v=nzF8f6ocqXo>

**A!**


# Thermal oxide vs. CVD oxide



# A!

## More thermal oxide


If there are both silicon and oxide areas exposed, oxidation will occur on both !






# A!

## Oxidation overview



# A!

## Deal-Grove oxidation model



# A!

## Deal-Grove growth rates

General solution:

$$t = \frac{x}{kC_s\nu} + \frac{x^2}{2DC_s\nu}$$

Two useful approximations:

$$x = kC_s\nu t$$


$$x < 100nm$$

$$x = \sqrt{2DC_s t}$$

$$x > 100nm$$

# A!

## Parabolic rate law: SQRT dependence




Simulator results, not very accurate.

Double thickness requires quadruple time !




Doubling time only increases thickness by  $\sqrt{2}$ , or 50 min to 100 min → 500 nm to 700 nm.

# A! Dry oxidation is slower



# A! Oxide thickness measurement: ellipsometry


Interference is a reason of SiO<sub>2</sub> colour



Best accuracy 0.1nm  
Transparent films 10 – 1000 nm

# A!

## Wet vs dry




Oxygen diffusion thru oxide is faster than diffusion of  $\text{H}_2\text{O}$   $\rightarrow$  you might think that dry oxidation is faster.

But water solubility in oxide is 1000X higher than solubility of oxygen  $\rightarrow$  wet oxidation is faster even though individual molecules diffuse slower.

# A!

## Device isolation: LOCOS vs. STI






# A!


## Local oxidation of silicon (LOCOS)

- Nitride prevents oxygen diffusion → oxidation areas defined by nitride lithography & etching




# A!

## STI: Shallow trench isolation



# A!

## STI process



pad oxide (thermal)

pad nitride (LPCVD)

lithography

etching nitride/oxide/silicon

resist strip and cleaning

liner oxide (thermal)

CVD oxide deposition

CMP planarization of the oxide

Nitride etching

Oxide etching

# A!

## Contamination sources

- reaction (by)products in e.g. etching or CVD
- flaking of films from chamber walls
- sputtering of wall materials
- wafer transport: mechanical handling, chucking/clamping
- jigs: wafer boats (quartz), polypropylene/teflon cassettes
- wafer itself: chipping and breakage
- maintenance: cleaning of chambers and transport mechanisms

# A!

## Cleaning vs. surface preparation

- Wafer cleaning
  - removal of added contamination
  - chemically clean
  - particle-free
- Surface preparation
  - known surface condition
  - independence of previous step
  - independence of wait time

# A!


## Contamination effects

- -particles → patterning, growth
- -metals (atomic and ionic contamination) → Si electronic properties, oxide quality
- -organics (molecules and molecular films) → contact resistance, growth
- -native oxide (nanometer films) → growth, contact degradation
- -surface roughness → growth, patterning

# A!


## Oxide defects

COP defects (pits)




Yamabe et al: Journal of The Electrochemical Society, 150 ~3! F42-F46 ~2003!

After thermal oxidation and polysilicon capacitor electrodes



# A!


# Pre-oxidation cleaning






# A!

## Defects at Si/SiO<sub>2</sub> interface



Dangling bonds create havoc by allowing charge to stick




Six silicon atoms in a ring formation is the basic element of oxide

Amorphous and crystalline material cannot match exactly → defects at interface


# A!

## Interface (in)stability



Dangling bonds can be stabilized by hydrogen treatment.

But hydrogen easily diffuses away at elevated temperatures.




CV-measurement:  
Broad if dangling bonds present;  
narrow if bonds terminated by H.

## The Si/SiO<sub>2</sub> interface

---

Thermal oxide  
(amorphous)

Si substrate  
(single crystal)




(Photo courtesy of J. Bravman.)

In HRTEM we can see atoms but not dangling bonds.

# A!

## Oxide microdefects



Dangling bonds at interface


Fixed charge at interface.

Charged defects in oxide bulk

Impurity atoms/ions:  
Na & K mobile

# A!

## Gross oxide defects



- thinning
- roughness
- pinholes



Something has prevented oxidation locally


- voids
- particles
- stacking faults



Failure in surface prep: not good enough starting surface, or particles have prevented growth



# Oxide electrical quality



## A-mode defects:

Big problems, e.g. voids.

## B-mode defects:

Small problems: thinning, roughening, impurity atoms, ...


## C-mode defects:

Fundamental oxide quality, strength of chemical bonds and uniformity of oxide

$$\text{Breakdown field: } E = V/d; E_{BD} = V_{\max}/d$$


**A!**

# Oxidation furnace



# A!

## Practical oxidation




POA: post oxidation anneal.  
Oxide thickness unchanged but  
densification and some defect  
elimination.



**A!**

# Furnace for 300 mm wafers



# Oxidation of polysilicon







Figure 13-5

Polysilicon is rough and consists of grains of different orientations, which oxidize at slightly different rates, leading to rough oxide with non-uniform thickness.



# A!



## ALD HfO<sub>2</sub>/Si interface



Silicon is easily oxidized, and when we introduce oxygen to deposit HfO<sub>2</sub>, silicon turns to SiO<sub>2</sub>.

# A!



When depositing ALD oxides → thermal SiO<sub>2</sub>



ref. Kukli 2007.

# A!

## Oxide as sacrificial material



Isotropic HF wet etching of oxide under polysilicon  
→ Membrane is released and can move (=vibrate according to cyclic thermal expansion induced by cyclic heating the gold wire)

H. G. Craighead




# A!

# Oxidation for silicon tip fabrication




Isotropic Si etching



Thermal oxidation



$\text{SiO}_2$  etching





Field emission display (FED)

Ding, "Silicon Field Emission Arrays With Atomically Sharp Tips: Turn-On Voltage and the Effect of Tip Radius Distribution". 2002.

# A!


## <111> vs. <100> oxidation



For very thin oxides

# A!

## Oxidation of corners



Both crystal orientation effects and stresses affect oxidation in corners.



# A!

## Summary

- Thermal oxidation happens at 800 °C-1200 °C
- It is a batch process
- It provides high quality SiO<sub>2</sub>
- Growth rate is non-constant -> parabolic law.
- Preliminary surface oxidation, Si crystal orientation and Si doping affect on growth rate