

Etching for MEMS

(based on chapters 11,20,21)

sami.franssila@aalto.fi

Etching in MEMS

Silicon etching in focus.

Need to etch deep, even thru the wafer, 500 μm .

So far we have mostly talked about etching thin films, 100 nm - 1 μm thick


Photoresist does not tolerate long, aggressive etches → hard masks.

This applies to both wet etching and DRIE.

Hard mask




Cleaned silicon wafer




Thermal oxidation
@ 1100 °C




Lithography:
Photoresist spinning




Lithography: UV-exposure



Photoresist development




HF etching of SiO₂



Photoresist removal



KOH etch silicon



DRIE silicon

Why hard mask ?

Resists do not tolerate hot acids and bases

e.g. KOH 80°C or aqua regia (HNO₃-HCl) are detrimental to resists

Resist selectivity is limited in plasma:

e.g. 100:1 resist selectivity and 1 μm thick resist only allows max. 100 μm depth, in practice ca. 50-80 μm


Plasmas heat resist and it will flow if $T > T_g$.

Resist also carbonizes, which makes removal difficult.


The more aggressive and/or long etches more difficult

→ DRIE thru-wafer requires a hard mask

Anisotropic wet etching of silicon, a.k.a. crystal-plane dependent etching



Top view (mask layout)




Cross sectional view

$\langle 100 \rangle$ silicon etch rate is faster (by a factor of 30 or 100) than $\langle 111 \rangle$ silicon

$\langle 100 \rangle$ vs. $\langle 111 \rangle$ etching

Siedel *et al.*




The lower reaction rate for the $\{111\}$ planes is caused by the larger **activation energy** required to break bonds behind the etch plane. This is due to the larger bond density of silicon atoms behind the $\{111\}$ plane.



Mechanism of KOH etching

Bulk silicon atom has 4 neighbors


Surface atoms on (100) plane bonded to 2 neighbors only





Reaction



Because both H_2O and OH^- are required by the reaction, we can expect the etch rate to be lower when either H_2O or OH^- is in short supply and the rate has maximum in the middle concentrations.



Rate and selectivity



Both silicon and oxide etch rates show Arrhenius-behavior

Other etch criteria:

-surface quality

-uniformity (good for surface controlled)


60°C: 500:1

70°C: 450:1

80°C: 300:1




90°C: 250:1

Anisotropic wet etching of silicon



- Because $\langle 100 \rangle$ and $\langle 111 \rangle$ planes meet at 54.7° angle \rightarrow narrow structures form a V-groove (self-limiting)
- The sloped sidewalls are the slow etching (111) planes; the horizontal planes are fast etching (100) planes.
- Etching will terminate if the slow etching (111) planes meet.

Anisotropic wet etched profiles



<http://greman.univ-tours.fr/axis-3/development-of-anisotropic-structures-by-electrochemical-etching-for-3d-devices-276485.kjsp>

<https://www.mems-exchange.org/MEMS/fabrication.html>

Mask shape and orientation




Fig. 20.9

Slow-etching $\langle 111 \rangle$ crystal planes define the final structures.

Irregular shapes will become rectangles, limited by $\langle 111 \rangle$ planes.

If structures are misaligned relative to crystal axes, **structures will span the largest rectangle defined by the mask.**

Defects of any shape will also end up as rectangles if we etch long enough.



Oxide bridge can be formed by undercut etching, as shown in middle.

Alkaline anisotropic etchants: some main features


Etchant	KOH	TMAH
Concentration	40%	25%
Rate (at 80°C)	1 $\mu\text{m}/\text{min}$	0.5 $\mu\text{m}/\text{min}$
Sel (100):(111)	200:1	30:1
Sel Si:SiO ₂	200:1	2000:1
Sel Si:Si ₃ N ₄	2000:1	2000:1
Etch stop factor	10	100 (see next slide)

p++ etch stop

= highly doped <Si> etch rate slow



Piezoresistive pressure sensor




Boron doped p++ membrane is a passive structure ! Active elements consist of the deposited polysilicon resistors.

p++ etch stop limitations


- p++ doping level very high ($>10^{19} \text{ cm}^{-3}$)
→ no electronic devices can be made on it
- only thin p++ can be made by diffusion
- thick epitaxy is expensive
- p++ mechanically inferior (dislocations)
- bonding to p++ material difficult (dislocations)
- best etch stop with 10^{20} cm^{-3} ; corresponds to 0.2% foreign atoms, or every 8th atom in linear chain is a boron atom)

<Si> microbridges



Backside micromachining


- Need front-to-back alignment
- Bridge thickness free variable
- May use p++ etch stop
- May use KOH and/or DRIE




Front side micromachining

- Alignment on front only
- Needs p++ etch stop
- Depends on p++ etch selectivity
- Needs epi for thick bridge
- Wider bridge → depth under bridge larger


Membrane formation




Nitride membrane; no timing needed



Timed silicon membrane; thickness depends on etch rate control and wafer thickness control.




SOI wafer, membrane thickness determined by SOI device layer thickness. Excellent, but expensive.




p++ membrane

Different roles of nitride



SOI heat spreader hot plate




SOI-substrate: 380 μm handle silicon, 1 μm SiO_2 and 15 μm device silicon.



Both side deposited with a SiN layer. Pt-heater and Pt-T-sensor elements on the top side.

Bottom side KOH-etch.

Top side structuring of the suspension bars: litho & DRIE.




SOI hot plate process




1. SOI wafer (backside always polished)
2. LPCVD nitride @850°C, both sides
3. Lithography of heater
4. Ti/Pt (20 nm/200 nm) by evaporation
5. Lift-off (Why not sputter-litho-etch ?)
6. Litho on backside
7. Plasma etch nitride (why not wet etch ?)+strip
8. Protect front side (jig or wax)
9. Silicon handle wafer etch by KOH (backside)
10. Litho on front side (suspension bars)
11. DRIE of nitride and SOI device silicon (can they be etched in the same step ?)
12. Strip resist
13. Etch buried oxide in HF

Are the suspension bars nitride/silicon/oxide stacks, or simply nitride bars ?

AlN as active material & membrane




AlN as piezoelectric material
(grain orientation important)



Additionally, AlN as mechanical material
(stress control important)


Mask polarity effects





Openings in oxide will etch differently from oxide patches.

Oxide patches will result in mesas or peaks if etching continues long enough.


Etching mesas and pyramids



Mask undercut will lead eventually to a pyramid




Undercutting depends on exact etch chemistry and conditions




20% KOH

Adding IPA (isopropyl alcohol) to KOH reduces the undercut, and changes crystal plane selectivity.


Kestas Grigoras,
Aalto University




20% KOH + 5%
IPA



(a)






(b)




(c)

Figure 13. Influence of bath age: (a) fresh bath, (b) bath about 15 h used, (c) bath over 40 h used.

AFM tips and cantilevers



Plasma/RIE



vacuum 1 mTorr -3 Torr

13.56 MHz RF

gas flow rates 10-1000 sccm

Reactions:

Ionization $e^- + \text{Ar} \implies \text{Ar}^+ + 2 e^-$

Excitation $e^- + \text{O}_2 \implies \text{O}_2^* + e^-$

Dissociation $e^- + \text{SF}_6 \implies e^- + \text{SF}_5^* + \text{F}^*$


Note 1: RIE is synonym for plasma etching

Note 2: ions have minor role; excited neutrals major


Dry etch



**This is dry etch (=uses gases, not liquids), but it is NOT plasma etch.
No ion bombardment → no directionality.**




UCSB nanofab wiki




Orbotech


Plasma etch = physical+chemical




DRIE of silicon



Optical fiber alignment
fixture




Microfluidic
needle for
epidermal
injection of
drugs



Mechanical spring for a (very
expensive) watch

High density plasma (HDP)



Low power
(e.g. 5 W) RF
source to
accelerate
ions towards
the wafer

High power inductive coil source
(Inductively Coupled Plasma, ICP) of e.g.
2 kW generates intense plasma and
excites molecules



Oxford ICP DRIE at Aalto

High density plasma (2)

- Two RF power sources do different things:
 - ICP: plasma generation (high radical density)
 - CCP: ion acceleration (tunable ion energy)
- radical concentration and energy decoupled
- high rate because high radical concentration
- high selectivity when low ion energy chosen
- Gas atoms at 20 mTorr pressure: 10^{15} cm^{-3}
 - RIE: 10^{10} cm^{-3} ions (= 0.001 % ionized)
 - HDP: 10^{11} - 10^{13} cm^{-3} ions (=0.01% -1% ionized)

DRIE micromachining


- RIE = Reactive Ion Etching
- DRIE= Deep RIE
- but really HIGH RATE matters

- 1 $\mu\text{m}/\text{min}$ OK for RIE in IC fabrication
- 10 $\mu\text{m}/\text{min}$ needed for MEMS


because deeper structures are etched

(if 380 μm thick wafer \rightarrow 38 min for thru-wafer etching, still very slow !)


Bosch DRIE process



Etch pulse of SF_6



Passivation pulse of C_4F_8



Etch pulse of SF_6 : remove CF-polymer from bottom, then etch silicon

Fig. 21.8

Sidewall is vertical, but undulating (scalloping)






Fig. 21.9

Bosch-process (2): scallops



Because of the pulsed operation, sidewalls have undulation; a.k.a. scallops. If rate is $5 \mu\text{m}/\text{min}$, and pulse lengths $13 \text{ s} + 5 \text{ s} \rightarrow$ ca. $1.5 \mu\text{m}$ periodicity.

If perfectly smooth walls are needed, Bosch-process is not the right one. Cryo-process is better. Vertical walls are obtained in both.





Bosch overdone

There is undercut in Bosch SF_6 etch step, and it can undercut and release structures, like other isotropic etch steps.




Scallop/undulation reduction

1. Thermal oxidation
2. Etching of oxide in HF
3. Deposition of a-Si
4. 2nd oxidation



Cryogenic DRIE: $\text{SF}_6 + \text{O}_2$ @ -120°C



A sideproduct from etching is SiO_xF_y (main product is SiF_4 gas)

SiO_xF_y is non-volatile at -120°C .

It condenses on the walls.



Ion bombardment removes it from “floor”, and etching can continue downwards.

Sidewalls are not etched because the SiO_xF_y protects them.

DRIE enables high aspect ratios

pillars

trenches





<http://www.appliedmaterials.com/nanochip/nanochip-fab-solutions/december-2013/power-struggle>

Aspect ratio: height:width
10:1 routine
20:1 optimized
40:1 in demos only
80:1 world record

Easier to etch trenches than pillars because etchable area is small, maybe 1-10%; while in pillar etching maybe 75-95% of silicon is etched (much more etch gas needed, which is difficult in low pressure).

DRIE enables closely spaced structures



Air gap capacitors, useful as sensors and actuators.

Vertical DRIE mirrors





Fig. 3. (a) Tunable optical filter consisting of two freestanding vertical DBR mirrors. The air gap distance between the two mirrors is controllable using integrated electrostatic actuators. DRIE performed on SOI wafer. Detailed view.

Cryo-DRIE better than Bosch in this application.

DRIE strengths




Any shape


Any size

Any crystal orientation

High aspect ratio




Courtesy CSEM




Nikolai Tsekurov, Aalto University

Photonic crystal on SOI: anisotropic + isotropic etching



RIE + isotropic + anisotropic wet: ink jet nozzle: roof shooter



MEMS continues

We will continue next week with bulk & SOI MEMS, where (thru-wafer) silicon etching is essential.

After that, we will discuss surface-MEMS, where etching of thin films is the key technology, and the starting wafer is not necessarily etched at all.