

A!

MOS basics

Victor Ovchinnikov

Chapter 26, 38



Previous material

- All required process steps
- Integration, MEMS etching
- Next lecture
- Bulk MEMS

Outlook

- CMOS steps and doping units
- MOS (MOSFET) transistor
- Self-alignment concept
- 5 µm polysilicon gate CMOS transistors
- Advanced CMOS

CMOS steps

- Main process steps:
 - High temperature processing
 - Oxidation
 - Diffusion
 - Fusion bonding
 - Film deposition
 - Implantation
 - Lithography
 - Etching
 - CMP
- Silicide formation

Doping levels and units

- Volume concentration, at/cm^3 , ion/cm^3
 - Real doping
 - Atom self-concentration in c-Si is 4.5×10^{22} Si/cm^3
 - Semiconductor doping is always < 1 at%, i.e., $< 4 \times 10^{20}$ P/cm^3 .
 - The highest doping takes place in poly-Si, 1×10^{20} at/cm^3
- Surface concentration (dose), ion/cm^2
 - Technological approach, used in implantation
 - Surface concentration = (volume concentration) $^{2/3}$
 - Si atom surface concentration $(4.5 \times 10^{22})^{2/3} = 1.3 \times 10^{14}$ Si/cm^2
 - Implantation dose $10^{12}\text{-}10^{16}$ P^+/cm^2 , energy 20-200 keV

A!

LOCOS I

Was in use up to 2008





Fig. 3.12 Cross section depicting process sequence for (a) semirecessed and (b) fully recessed oxidations of silicon.

A!


LOCOS II



A!


n-channel MOSFET

Theory



MOS – Metal Oxide Semiconductor
FET – Field Effect transistor



Real life



A!

n-channel MOS inverter


Used with Al gate, not poly-Si one!




A!

CMOS inverter

CMOS – complementary metal–oxide–semiconductor




Old - Al gate
New - poly-Si gate



A!


Parasitic *p*-channel FET

Field oxide – all oxides, exclude gate oxide.
To avoid parasitic FETs, field oxide must be thick!



A!


Transistor isolation by guard rings (top view)



A!


Gate self-alignment

Lithographic alignment. Diffusion




Self-alignment. Implantation

Why poly-Si?



Main modules of a CMOS process



Only (100) Si wafers are used for MOS devices!


Wafer backside is metallized at the end of process to provide good thermal and electrical contact.

A!

5 μm polysilicon gate CMOS inverter I

n-well implant (P, 50 keV, 10^{13} cm^{-2}) and
drive-in (1150°C , 8 h)

Channel-stop implant (B, 30 keV, 10^{12} cm^{-2})
 $\text{Si}_3\text{N}_4/\text{SiO}_2$ mask







Reproduced from MIT, USA

A!

5 μm polysilicon gate CMOS inverter II

Field oxide growth (LOCOS, 1050 C, 6 h)
PMOS threshold implantation
(B, 50 keV, 10^{12} cm^{-2})

Gate oxide growth (blank)
1050 °C, 65 min





Reproduced from MIT, USA



A!

5 μm polysilicon gate CMOS inverter III

$n+$ -poly ($30 \Omega/\text{sq}$, $5 \times 10^{19} \text{ cm}^{-3}$)
deposition (500 nm) and dry etching
Doping by POCl_3 after deposition



n^+ source/drain implant ($50 \text{ keV}, 10^{15} \text{ cm}^{-2}$)




Reproduced from MIT, USA




A!

5 μm polysilicon gate CMOS inverter IV

p^+ source/drain implant (40 keV, 10^{15} cm^{-2})



Interlayer CVD oxide (PSG)
Anneal at 1050 C




Reproduced from MIT, USA




A!

5 μm polysilicon gate CMOS inverter V

Vias opening (wet)




Al deposit, wet etching,
anneal at 450 C. Passivation




Reproduced from MIT, USA

A!

Hot-carrier formation mechanism



P-MOS transistor




Turk J Elec Engin, VOL.14, NO.3, 2006

A!

0.5 μm CMOS with LDD and silicide

Start of RTA for Si defect removing





LDD size is less than photolithography resolution!

A!


Spacers

CONFORMAL DEPOSITION




A!

LDD variations




A!

Shallow trench isolation STI




A!

Metal and silicide contacts to Si



CMOS and silicide


Metal silicide – compound that combines Si and any metal




A!

Self-aligned silicide (salicide)

TiS₂ formation




TiS₂ phase transition



A!

Thin-film transistor (TFT)



Conclusions

- Al gate MOSFET is a start point of the CMOS industry
- Further development led to self-alignment and poly-Si gate solutions
- Poly-Si CMOS includes all modern process steps. It replaced Al gates at 5 µm CMOS node
- Advanced CMOS includes STI, LDD, silicide etc
- CMOS processing is a milestone of the modern semiconductor technology