



# Nano-CMOS and Moore's law

Victor Ovchinnikov

Chapter 38

---



# Outline


- Moore's law
- Nanofabrication features
- Double patterning
- Cu metallization

## Transistor history

Bulk transistor

### Alloy junction

1950's




### Diffused junction

1960's

One chip – one transistor  
Chip size 3 x 3 mm<sup>2</sup>

Planar transistor






# Semiconductor technology nodes

Scaling factor  $\sqrt{2}$

- 10  $\mu\text{m}$  – 1971
- 3  $\mu\text{m}$  – 1975
- 1.5  $\mu\text{m}$  – 1982
- 1  $\mu\text{m}$  – 1985
- 0.8  $\mu\text{m}$  – 1989
- 0.6  $\mu\text{m}$  – 1994
- 0.35  $\mu\text{m}$  – 1995
- 0.25  $\mu\text{m}$  – 1998
- 0.18  $\mu\text{m}$  – 1999
- 0.13  $\mu\text{m}$  – 2000
- 90 nm – 2002
- 65 nm – 2006
- 45 nm – 2008
- 32 nm – 2010
- 22 nm – 2012
- 14 nm – 2014
- 10 nm – 2016
- 7 nm – 2018
- 5 nm – 2020
- 3 nm – 2022




# Number of transistors per chip



<http://www.icknowledge.com/trends/trends.html>



# Transistor Count Trends






## Moore's law

- The number of components per IC doubles every 18 -24 months.
- Introduced in 1965
- Does not depend on technology
- Reflects development of mankind, i.e., technology in general sense




# Number of mask layers



<http://www.icknowledge.com/trends/trends.html>




## CMOS chip, as built in the early 2000s




[Integrated circuit - Wikipedia](#)

# 3D integrated circuits



Falub, Claudiu, 2018/01/19  
Innovating the Soft Magnetics for Tomorrow's RF Passive Devices


# Exposure system cost



<http://www.icknowledge.com/trends/trends.html>


14016 1

# Product pricing



<http://www.icknowledge.com/trends/trends.html>



# Microlithography trends



ITRS Roadmap 2012


# Phase shift mask (PSM)

- Phase shift for light traveling:
  - in the air for a distance  $L$  is
 
$$\Phi = 2\pi L/\lambda,$$
  - in the phase shifter material with index of refraction " $n$ ",
 
$$\Phi = 2\pi nL/\lambda.$$
- For 180 degree phase shift,  $\Delta\Phi = 180^\circ$ , the condition for shifter thickness is given by
 
$$L(n-1) = \lambda/2$$




# PSM application and quantized $\text{SiO}_2$


Linewidth  $\lambda/2$ ,  $\lambda=193\text{nm}$



Quantized gate oxide thickness




# EUV, starts 2020






## EUV mask



# Double patterning



first pattern – PR mask

CVD or ALD deposition


spacer formation by RIE

first pattern (PR) removal

etching with spacer mask


spacer residues removing

# Multiple (triple) patterning I





HM – hard mask

# FinFET





14 nm FinFET: Two levels of air-gap-insulated interconnects at 80 and 160nm minimum pitches. Eight layers of 52nm pitch interconnects embedded in low-k dielectrics. 15 levels of Cu interconnect



32 nm – the last node with planar FETs

# 1-D gridded layout




The vertical fins (9nm) of Intel's tri-gate transistors passing through the gates


David K. Lam et al., Multibeam Corporation and Tela Innovations

## Multiple patterning II

### FinFET Formation – Scalable to 10nm w/o EUV




Self Aligned Double Patterning  
With Cut Mask for Fin and Gate




\* TechnInsights, Intel Ivybridge


Photo-lithographically  
defined  
sacrificial structures




1st Spacers





2nd Spacers



3rd Spacers



# Cu metallization



[www.intel.com](http://www.intel.com)




## Issues with Cu metallization

- Adhesion to dielectric
- Diffusion in (and reaction with) dielectric
- Compatibility to lower level metallization
- Deposition
- Etching / patterning CMP
- Contamination on the chip
- Contamination in the equipment




# Metal-CMP planarization (damascene)


Oxide deposition




Wire litho, oxide RIE




Metal stack deposition




Metal CMP



# Dual damascene unit structure



## Low-K is hard...





# Low- $k$ materials

## Oxide Derivatives

F-doped oxides (CVD)	$k = 3.3-3.9$
C-doped oxides (SOG, CVD)	$k = 2.8-3.5$
H-doped oxides (SOG)	$k = 2.5-3.3$

## Organics

Polyimides (spin-on)	$k = 3.0-4.0$
Aromatic polymers (spin-on)	$k = 2.6-3.2$
Vapor-deposited parylene	$k \sim 2.7$
F-doped amorphous carbon	$k = 2.3-2.8$
Teflon/PTFE (spin-on)	$k = 1.9-2.1$

## Highly Porous Oxides

Xerogels/Aerogels	$k = 1.8-2.5$
Air	$k = 1$



## How long can this scaling continue ?

- If all goes as predicted by Moore's law, in 2059, the 100th birthday of the integrated circuit, we will have:
- 2.5 Å minimum linewidth
- 0.04 Å gate oxide thickness
- 2 mV operating voltage
- 64 exabit DRAMs (exa =  $10^{18}$ )