# Integrated Analog Systems L5 Nonidealities in SC-circuits

# Nonidealities in SC-circuits

#### Non-idealities in SC integrators

- charge transfer error
- error charges from switches
- noise
- PSRR

#### Charge transfer error

- static error
- dynamic error

Caused by:

- amplifier gain
- amplifier bandwidth
- amplifier current drive capability (slewing)
- amplifier internal poles (doublet's)
- parasitic capacitors
- channel charge of switches
- clock feedthrough in switches

#### Results in:

- offset
- gain error
- distortion noise

#### Fully differential configuration



### Amplifier offset-voltage in SC integrators



$$\Delta Q_2 = C_1 (V_{in} - V_{os}) = C_1 V_{in} - C_1 V_{os}$$
$$\Delta V_{out} = \frac{\Delta Q_2}{C_2} = \frac{C_1}{C_2} (V_{in} - V_{os})$$
$$ol. V_{in} = 0$$

During every clock-cycle a charge packet of  $\Delta Q_2$ =-C<sub>1</sub>V<sub>OS</sub> is transferred into the integrating capacitor C<sub>2</sub>

 $\Rightarrow$ The accumulated charge will drive the output to either of the supplies and the amplifier saturates  $\Rightarrow$  DC-feedback is needed!

## SC integrator with DC feedback



DC feedback implemented with a switched capacitor  $C_3$ . Now the integrator output offset is limited to

assume 
$$V_{in} = 0 \Longrightarrow$$
  
 $V_{out} = \frac{C_1}{C_3} \cdot V_{os}$ 

## Offset free SC integrator





Phase  $\phi_2$ : input voltage is sampled by C<sub>1</sub> and charge C<sub>1</sub> V<sub>in</sub> is transferred to C<sub>2</sub> Charge transfer equation:

$$\Delta Q_2 = -C_1 (V_{in} - V_{os}) - \Delta Q_1$$
  

$$\Delta Q_2 = -C_1 V_{in} + \Delta Q_1 - C_1 V_{os}$$
  

$$= -C_1 V_{in}$$
  

$$\Delta V_{out} = \frac{\Delta Q_2}{C_2} = -\frac{C_1}{C_2} \cdot V_{in}$$

offset charge is not transferred into C<sub>2</sub>





#### Offset free SC integrator



Node A is offset compensated virtual ground. C1 samples against node  $\textcircled{A} \Rightarrow$  offset eliminated  $\Delta Q_2 \equiv \Delta Q_1 = C_1 V_{in}$  exactly! No charge transfer error! Also gain error is eliminated!



phase  $\phi_2$ :



#### Leakage currents of switches



Leakage current  $I_0$  charges  $C_2$ Change of charge in  $C_2$  during one clock-cycle

 $\Delta Q = I_o \cdot T$ 

Voltage droop in  $C_2$ 

$$\Rightarrow \Delta V_{C2} = \frac{\Delta Q}{C_2} = \frac{I_o \cdot T}{C_2} = \frac{I_o}{f_{CLK}C_2}$$

Leakage current causes offset! Example

$$I_{o} = 1pA$$

$$C_{2} = 5pF \qquad \Longrightarrow V_{os} = 0.5mV$$

 $f_{CLK} = 1kHz$ 

 $I_{o}$  doubles every 10°C rise of temperature! @100°C  $\Rightarrow$  V<sub>os</sub> = 50mV!!

# Error due to switch on-resistance



Settling during sampling the input  $V_{c} = V_{in} (1 - e^{-t/R_{ON}C})$ Sampling time  $t = \frac{T}{2}$ ;  $f_{CLK} = \frac{1}{T}$  $\Rightarrow V_{c} = V_{in} (1 - e^{-T/2R_{ON}C})$ 

The error in charge transfer is

$$\Delta V = V_{in} e^{-T/2R_{ON}C}$$
$$\varepsilon = \frac{\Delta V}{V_{in}} = e^{-T/2R_{ON}C}$$

Example:

$$\varepsilon < 0.1\% \Longrightarrow \frac{T}{2RC} < 5$$
$$\Rightarrow \frac{1}{2RC} > 5 \cdot f_{CLK}$$
$$f_{CLK} = 1MHz$$
$$C = 5pF \implies R_{ON} < 40k\Omega$$

#### Switch on-resistances in SC integrator



Phase  $\phi_1$ :  $V_1(nT) = V_{in}(nT)(1 - e^{-T/2R_1C_1}) \qquad T_{ov} = \frac{1}{f_{clk}}$ 

Phase  $\phi_2$ :

$$\Delta q(nT + T/2) = C_1 v_1(nT) (1 - e^{-T/2R_2C_1})$$
  
$$\Rightarrow \Delta v_{out} = \Delta q/C_2 = v_{out}(nT + T) - v_{out}(nT)$$

Z-domain transfer function:  

$$-(1 - e^{-T/2R_1C_1})(1 - e^{-T/2R_2C_1})\frac{C_1}{C_2}$$

$$H(z) = \frac{z - 1}{z - 1}$$

$$R_1 = R_2 = R$$

$$\Rightarrow \varepsilon = 1 - (1 - e^{-T/2RC_1})^2 \approx 2e^{-T/2RC_1}$$

Example:  $\varepsilon \le 10^{-4} \dots 10^{-3} \Longrightarrow \left(\frac{RC_1}{T}\right)^{-1} = \left(\frac{t_R}{T}\right)^{-1} \approx 7 \dots 10$   $C_1 = 5 pF \quad f_c = 1MHz$  $R_{on} \approx 20k\Omega$ 

#### **MOS-switch**



1. Switch open,  $V_{GS} < V_T$ 

 $\Rightarrow R_{ON} = \infty$ 

- 2. Switch closed,  $V_{GS} > V_T$ ,  $V_{DS}$  small
- $\Rightarrow \text{ transistor in linear region}$   $\frac{1}{R_{ON}} = \frac{\partial I_D}{\partial I_{DS}} = \mu C_{OX} \frac{w}{L} (V_{GS} V_T)$   $R_{ON} = \frac{1}{\mu C_{OX} \frac{w}{L} (V_{GS} V_T)} \qquad 200\Omega...200k\Omega$

- gate impedance infinite
- gate-capacitance causes clock-feedthrough
- $C_{par}$  to substrate
- $V_{in}$ ,  $V_{out}$  limited

 $(V_{GS} = V_G - V_{in} > V_T, V_{DD} - V_{in} > V_T \Longrightarrow V_{DD} - V_T > V_{in})$ 

## **MOS-switch ON-resistance**



#### **CMOS-switch**



Not limited signal swings (only by  $V_{DD}$ ,  $V_{SS}$ )  $\frac{1}{R_{ON}} = \frac{1}{R_{ON_0N}} + \frac{1}{R_{ON_1P}}$  $R_{_{ON}} = \frac{R_{_{ON_0N}} \cdot R_{_{ON_1P}}}{R_{_{ON_1P}} + R_{_{ON_1P}}}$ 

 $V_{in}$ 

half way between supplies







### Effect of amplifier finite gain in SC integrator

Output voltage including finite amplifier gain

$$V_{out}(nT) = V_{C2}(nT) - \frac{1}{A_o} V_{out}(nT)$$

Charge transfer:

$$C_{2}[V_{C2}(nT) - V_{C2}(nT - T)] + C_{1}\left[V_{in}(nT) + \frac{1}{A_{o}}V_{out}(nT)\right] = 0$$

Apply z-transformation:

$$V_{out}(z) = V_{C2}(z) - \frac{1}{A_o} V_{out}(z)$$

$$C_2 [V_{C2}(z) - z^{-1} V_{C2}(z)] + C_1 \left[ V_{in}(z) + \frac{1}{A_o} V_{out}(z) \right] = 0$$
Sumption function in z domain

Transfer function in z-domain

$$H(z) = \frac{V_{out}(z)}{V_{in}(z)} = \frac{-(C_1/C_2)[1 + (1 + C_1/C_2)/A_o]^{-1}z}{z - (1 + 1/A_o)/[1 + (1 + C_1/C_2)/A_o]}$$

when  $A_a \Rightarrow \infty \Rightarrow$  we obtain ideal integrator in z - domain i.e.

$$H_{i}(z) = \frac{-(C_{1}/C_{2})z}{z-1}$$



Finite amplifier gain A<sub>a</sub> causes gain and phase error Insert  $z = e^{j\omega t}$  into H(z) $H(e^{j\omega t}) = \frac{-(C_1/C_2)e^{j\omega t/2}}{\underbrace{j2\sin(\omega t/2)}_{T_1(j\omega t)}} \cdot \frac{1}{1 + (1/A_o)(1 + C_1/C_2) - j(C_1/C_2)/2A_o} \tan(\omega t/2)$ ideal z-domain integrator error-term  $H(e^{j\omega t}) = H_i(e^{j\omega t}) \cdot \frac{1}{1 - m(\omega) - j\theta(\omega)}$  $m(\omega) = magnitude error$  $\theta(\omega) =$  phase error  $m(\omega) = -\frac{1}{A_0} \left( 1 + \frac{C_1}{C_2} \right) \qquad \qquad m(\omega), \theta(\omega) \alpha \frac{1}{A_0}$  $\theta(\omega) = \frac{C_1/C_2}{2A_0 \tan(\omega T/2)} \approx \frac{C_1/C_2}{A_0 \omega T} \qquad \left(\frac{C_1}{C_2}\right) \rightarrow (1 + m(\omega)) \frac{C_1}{C_2} \alpha \left(1 + \frac{1}{A_1}\right) \frac{C_1}{C_2}$  $\Rightarrow \frac{\Delta \frac{C_1}{C_2}}{C_1/C} = \frac{1}{4}$ 

# Charge transfer in SC integrator





Charge transfer transient of the 4th order elliptical low-pass filter.

#### Charge transfer transient



#### $V_{OUT}(t)$ is solved from eq. (1)

$$V_{OUT}(t) = V_{OUT}(t=0) + \frac{C_1 + C_2}{C_2} [V_a(t) - V_a(t=0)]$$

Calculation of initial voltages  $V_a(t=0)$  and  $V_{OUT}(t=0)$ 



Before switching the capacitor voltages are

 $V_{C1}^{\circ}$  ,  $V_{C2}^{\circ}$  and  $V_{CL}^{\circ}$ 

After closing the switch the equilibrian is obtained between the charges of the capacitors

 $V_{C2} + V_a(t=0) = V_{OUT}(t=0)$ 

Charge balance at nodes (1) and (2)

$$\Delta Q_{c1} = -\Delta Q_{c2}$$
$$-\Delta Q_{c2} = \Delta Q_{cL}$$

To obtain this a charge transfer between the capacitors occur (1)  $C_1(V_{C1}^{\circ} - V_a(t=0)) = C_2 V_{C2}^{\circ} + C_2(V_a(t=0) - V_{OUT}(t=0))$ (2)  $C_L(V_{CL}^{\circ} - V_{OUT}(T=0)) = C_2 V_{C2}^{\circ} + C_2(V_a(t=0) - V_{OUT}(t=0))$ 

From these we solve the initial conditions

$$V_a(t=0)$$
 and  $V_{OUT}(t=0)$ 

$$V_{a}(t=0) = -\frac{C_{1}C_{2} + C_{1}C_{L}}{C_{1}C_{L} + C_{1}C_{2} + C_{2}C_{L}}v_{c1}^{\circ} + \frac{C_{2}C_{L}}{C_{1}C_{2} + C_{1}C_{L} + C_{2}C_{L}}(v_{cL}^{\circ} - v_{cL}^{\circ})$$
$$V_{out}(t=0) = \frac{C_{1}C_{L} + C_{2}C_{L}}{C_{1}C_{L} + C_{1}C_{2} + C_{2}C_{L}}v_{cL}^{\circ} + \frac{C_{1}C_{2}}{C_{1}C_{2} + C_{1}C_{L} + C_{2}C_{L}}(v_{c2}^{\circ} - v_{c1}^{\circ})$$

#### Model of OTA-amplifier (voltage controlled current-source)





OTA transfer curve:



OTA output current:

$$I_{out} = \begin{cases} -BI_{SS}; V_a < V_{a,SAT} \\ g_m V_a; -V_{a,SAT} < V_a < V_{a,SAT} \\ BI_{SS}; V_a > V_{a,SAT} \end{cases}$$

assume 
$$|V_a(t_0)| < V_{a,SAT} \Rightarrow I_{OUT}(t) = g_m V_a(t)$$
  
$$\frac{C_1 C_2 + C_L C_1 + C_L C_2}{C_2} \cdot \frac{dV_a(t)}{dt} + g_m V_a(t) = 0$$
  
solving  $V_a(t)$ :

#### II Settling with slewing:

assume  $|V_a(t_0)| > V_{a,SAT} \Longrightarrow I_{OUT}(t) = (\pm) BI_{SS}$ 

$$\frac{C_1C_2 + C_LC_1 + C_LC_2}{C_2} \cdot \frac{dV_a(t)}{dt} \pm BI_{ss} = 0$$
  
solving  $V_a(t)$ :

$$V_{a}(t) = V_{a}(t = 0) \exp\left(-\frac{g_{m}}{C_{L,eff}} \cdot t\right) \quad ; C_{L,eff} = \frac{C_{1}C_{2} + C_{L}C_{1} + C_{L}C_{2}}{C_{2}} \qquad V_{a}(t) = V_{a}(t = 0) \mp_{0}\frac{B \cdot I_{SS}}{C_{L,eff}} \cdot t \qquad ; SR = \frac{B \cdot I_{SS}}{C_{L,eff}}$$

$$V_{a}(t) = V_{a}(0)e^{-GBW \cdot t} \qquad slew - period: \qquad |V_{a}(t)| = V_{a}(0)e^{-GBW \cdot t} \qquad slew - period: \qquad |V_{a}(t) = V_{a}(0)e^{-GBW \cdot t} \qquad \qquad \\ V_{a}(t = 0) - \frac{V_{a}(t = 0)}{C_{L,eff}} - \frac{B \cdot I_{SS}}{C_{L,eff}} \cdot T_{SR} \qquad \qquad \\ V_{a}(t = 0) - \frac{B \cdot I_{SS}}{C_{L,eff}} \cdot C_{L,eff} \qquad \qquad \\ V_{a}(t) = V_{a}SAT \qquad \qquad \\ \\ V_{a}(t) =$$

### Charge transfer error

 $\blacktriangleright \approx V_{in}$ 

Relative charge transfer error:

$$\varepsilon = \frac{\Delta Q(t = \infty) - \Delta Q(T)}{\Delta Q(t \to \infty)}$$

$$\Delta Q(t \to \infty) = C_{in} V_{in}$$

I assume  $|V_a(t=0)| < V_{a,SAT}$ 

$$\Delta Q(t \to \infty) - \Delta Q(T) = C_{in} \cdot V_a(T) = C_{in} V_a(t=0) e^{\frac{-g_m}{C_{L,e}}T}$$

Error with small signal settling

$$\Rightarrow \left[ \mathcal{E} = \frac{C_{in}V_{in}}{C_{in}V_{in}} \cdot e^{\frac{-g_{m}}{C_{L,e}}T} = e^{\frac{-g_{m}}{C_{L,e}}T} \right] \quad (\phi V_{in}) \qquad T = \frac{1}{2f_{CLK}}$$

 $\Rightarrow$  Only gain error i.e. linear settling-mode!

Il error with slewing

assume  $|V_a(t=0)| > V_{a,SAT}$ 

$$\implies \mathcal{E} = \frac{C_{in}V_{a,SAT}}{C_{in}V_{in}} \cdot e^{\frac{-g_m}{C_{L,e}}(T-T_{SR})}$$

$$T_{_{SR}} = f(V_{_{in}}) \Longrightarrow$$
 Slewing causes non-linearity!



Charge transfer error with the conventional OTA.

SC integrator transfer function including linear charge transfer error

$$\Delta Q_{C2} = C_1 v_{in} (nT) \left( 1 - e^{-\frac{g_{m}}{C_{L,e}}T/2} \right) \qquad ; f_{CLK} = \frac{1}{T}$$
  
$$\Rightarrow \Delta V_{OUT} = \frac{\Delta Q_{C2}}{C_2} = v_{OUT} (nT + T) - v_{OUT} (nT)$$
  
$$\frac{C_1}{C_2} v_{in} (nT) \left( 1 - e^{-\frac{g_{m}}{C_{L,e}}T/2} \right) = v_{OUT} (nT + T) - v_{OUT} (nT)$$

Perform z-transformation

$$\frac{C_{1}}{C_{2}}v_{in}(z)\left(1-e^{-\frac{g_{m}}{C_{L,e}}T/2}\right) = v_{OUT}(z) \cdot z - v_{OUT}(z)$$
$$\implies H(z) = \frac{v_{OUT}(z)}{v_{in}(z)} = \frac{C_{1}}{C_{2}}\left(1-e^{-\frac{g_{m}}{C_{L,e}}T/2}\right)}{z-1}$$

Linear error causes only gain error! Slewing causes also phase error!!

#### Non-ideal amplifiers in biquad

<u>Magnitude error</u>  $m(\omega)$  causes only capacitor ratio error in the integrators.

Ideal integrator:

$$H(s) = \frac{-1/c}{s}$$

Non-ideal integrator:

$$H(s) = \frac{-(1+m)/c}{s+\delta i}$$

In the SC integrator:

$$H_{SC}(s) = \frac{-(1+m)\frac{C_1}{TC_2}}{s+\delta i} = \frac{-\frac{1}{T}\cdot\left(\frac{C_1}{C_2}\right)}{s+\delta i}$$

Thus magnitude error causes the shift of the pole and cut-off frequency, which can be compensated by predistorting the capacitor ratio

$$\frac{C_1}{C_2} \rightarrow (1+m)\frac{C_1}{C_2}$$

For amplifier finite gain:







Phase error due to amplifier finite gain (from integrator analysis):

phase error 
$$\theta(\omega)$$
:  $H(S) \cong -\frac{\frac{C_1}{C_2 T}}{S + \frac{C_1}{C_2 A_o T}}$ 

integrator is lossy and has a pole

$$\delta i = \frac{C_1/C_2}{A_o T}$$

To analyse the biquad's performance we insert the lossy integrator into the SFG

$$\frac{1}{S} \to \frac{1}{S + \delta_i}$$

Now the state equations are

(1) 
$$V_{1}(S) = -\frac{1}{S + \delta_{i1}} \left[ \omega_{o} V_{OUT}(S) + \frac{K_{o}}{\omega_{o}} V_{in} \right]$$
  
(2) 
$$V_{OUT}(S) = -\frac{1}{S + \delta_{i2}} \left[ (K_{1} + K_{2}S)V_{in} + \frac{\omega_{o}}{Q} V_{OUT}(S) - \omega_{o}V_{1}(S) \right]$$
  
m these we may solve the transfer function  $\frac{V_{OUT}}{Q}$  with the lossy integrat

From these we may solve the transfer function  $\frac{V_{OUT}}{V_{in}}$  with the lossy integrations

The poles are given by the denomitors, which is

$$S_p^2 + \left(\frac{\omega_o}{Q} + \delta_{i1} + \delta_{i2}\right)S_p + \left(\omega_o^2 + \frac{\omega_o\delta_{i1}}{Q} + \delta_{i1}\delta_{i2}\right) = 0$$

with the ideal amplifiers :

$$S^2 + \frac{\omega_o}{Q}S + \omega_o^2 = 0$$

Thus the phase error distorts the pole Q

$$\frac{\omega_o}{Q} \sim \frac{\omega_o}{Q} + \delta_{i1} + \delta_{i2}$$
  
with ideal integrator  $\omega_o = \frac{C_1}{TC_2}$   
 $\Rightarrow \frac{\delta_{i1}}{\omega_o} = \frac{1}{A_o}$ 

dividing with

$$\frac{1}{Q'} \sim \frac{1}{Q} + \frac{\delta_{i1}}{\omega_o} + \frac{\delta_{i2}}{\omega_o}$$

$$\frac{1}{Q'} \sim \frac{1}{Q} + \frac{2}{A_o} \qquad \text{Example } :Q = 15 \\ A = 1000 \end{cases} \Rightarrow Q' = 14.56$$

Effect on the pass-band gain at center frequency

$$S \cong j\omega_o \qquad S^2 \simeq \omega_o^2$$

the denominator is given by

$$S^{2} + \left(\frac{\omega_{o}}{Q}\right)S + \omega_{o}^{2} \approx \frac{\omega_{o}}{Q} \cdot S \qquad H(S \approx j\omega_{o})\alpha \frac{1}{\frac{\omega_{o} \cdot S}{Q}}$$

At center frequency the gain depends on the Q - factor

$$H(S \sim j\omega_o)\alpha \frac{1}{Q}$$

The error in Q - factor causes errors in the gain

$$\Rightarrow \varepsilon = \frac{\left|H'(S = j\omega_o)\right|}{\left|H(S = j\omega_o)\right|} \approx \frac{Q}{Q'}$$
$$\Rightarrow \Delta \alpha [dB] = 20 \log \left(\frac{Q}{Q'}\right) = 20 \log \left(1 + 2\frac{Q}{A_o}\right)$$

Example: 
$$Q = 15$$
  
 $A = 1000$   $\Rightarrow \Delta \alpha = 0,26 dB$ 

Release of switch transistor channel charge in SC integrator:



a) holding phase



b) closer of SW1 and SW3



c) non-overlap period between holding and integrating phases



d) opening of SW2 and SW4





d) opening of SW3 and SW3

Cancellation of switch channel charge with a half sized transistor



Equalization of termination impedances of the switch transistor



Cancellation of switch charge with fully-differential circuit topology

Semi-differential circuit using transistor  $Q_6$  to cancel  $Q_5$  channel charge:



Fully-differential circuit where channel charge of equal sized switch transistors appers as a common-mode disturbance:



#### The SC-integrator model for the system PSRR\_analysis



 $p_1$ 

GBW

 $p_2$ 

=>PSRR is reduced into order of 30-40 dB! (Amplifier PSRR is better than 80dB) The model for the power supply coupling in the SC-integrator







ь V<sub>B</sub>





# Noise in SC-circuits

1) Amplifier have a) thermal noise (broad-band) and b) 1/f-noise (low-frequency)

Resistivity of conductive channel causes thermal noise

$$\frac{\partial I_{DN}^{2}}{\partial f} = \frac{8}{3} kTg_{n}$$

Charge traps in oxide-silicon surface are slow causing 1/f-noise

$$\frac{\partial V_{GN}^{2}}{\partial f} = \frac{B}{fW \cdot L}$$

2) Switches has noise due to  $R_{ON}$  whose the noise density is

$$S_{R}(\omega) = 4kT R_{ON}$$

The noise power is obtained by integrating over the noise bandwidth.

$$N_{R} = \int_{-\infty}^{\infty} S_{R}(\omega) H_{RC}^{2}(\omega) d\omega = \int_{-\infty}^{\infty} S_{R}(\omega) \frac{1}{1 + (\omega/\omega_{3dB})} d\omega$$
$$= \frac{kT}{C}$$

Also the off-switch is noisy but the bandwidth is so narrow that it is meaningless.









### Noise folding in the sampled system

Amplifier bandwidths (GBW) are typically 5-7 times larger than the clock frequency

=> Noise folding occurs from several side-bands increasing the noise level at the signal band

