


A!

CMOS technology

Victor Ovchinnikov

Chapter 26



Previous material

- All process steps
- Integration
- MEMS

CMOS steps

- Main process steps:
 - High temperature processing
 - Oxidation
 - Diffusion
 - Fusion bonding
 - Film deposition
 - Lithography
 - Etching
 - CMP
 - Silicide formation

Doping doses and units

- Volume concentration, at/cm³, ion/cm³
 - Real doping
 - Si atom concentration 4.5×10^{22} Si/cm³
 - Semiconductor doping is always < 1 at%, i.e., < 4×10^{20} P/cm³.
 - Highest doping takes place in poly-Si, 1×10^{20} at/cm³
- Surface concentration, ion/cm²
 - Technological approach, used in implantation
 - Surface concentration = (volume concentration)^{2/3}
 - Si atom surface concentration $(4.5 \times 10^{22})^{2/3} = 1.3 \times 10^{14}$ Si/cm²
 - Implantation dose 10^{12} - 10^{16} P⁺/cm², energy 20-200 keV


Content

- MOS (MOSFET) transistor
- Self-alignment concept
- 5 µm polysilicon gate CMOS transistors
- LDD, silicide and STI
- New oxide materials

A!


n-channel MOSFET transistor

Theory




MOS – Metal Oxide Semiconductor

Real life




A!

Parasitic *p*-channel MOS transistor




- 1 – Al
- 2 – SiO₂
- 3 – diffused area





A!

Transistor isolation by guard rings (top view)



A!

n-channel MOS inverter




Only Al gate, not poly-Si!


A!

CMOS inverter

CMOS – complementary metal–oxide–semiconductor



Old - Al gate
New - poly-Si gate




Content

- MOS transistor
- Self-alignment concept
- 5 µm polysilicon gate CMOS transistors
- LDD, silicide and STI


A!

MOSFET gate alignment

Lithographic alignment. Diffusion




Self-alignment. Implantation



Theoretical misalignment is zero!

A!

Self-aligned wells



Content


- MOS transistor
- Self-alignment concept
- 5 µm polysilicon gate CMOS transistors
- LDD, silicide and STI

A!

Polysilicon gate CMOS inverter I

n-well implant (P, 50 keV, 10^{13} cm^{-2}) and
drive-in (1150°C , 8 h)

Channel-stop implant (B, 30 keV, 10^{12} cm^{-2})
 $\text{Si}_3\text{N}_4/\text{SiO}_2$ mask







Reproduced from MIT, USA

A!

Polysilicon gate CMOS inverter II

Field oxide growth (LOCOS, 1050 C, 6 h)
PMOS threshold implantation
(B , 50 keV, 10^{12} cm^{-2})

Gate oxide growth (blank)
1050 °C, 65 min





Reproduced from MIT, USA



A!

Polysilicon gate CMOS inverter III

$n+$ -poly ($30 \Omega/\text{sq}$, $5 \times 10^{19} \text{ cm}^{-3}$)
deposition (500 nm) and dry etching



n^+ source/drain implant ($50 \text{ keV}, 10^{15} \text{ cm}^{-2}$)







Reproduced from MIT, USA

A!

Polysilicon gate CMOS inverter IV

p^+ source/drain implant (40 keV, 10^{15} cm^{-2})

Interlayer CVD oxide (PSG)




Reproduced from MIT, USA




A!

Polysilicon gate CMOS inverter V

Vias opening (wet)



Metal deposit and wet etching




Reproduced from MIT, USA

Content

- MOS transistor
- Self-alignment concept
- 5 um polysilicon gate CMOS transistors (8 masks)
- LDD, silicide and STI

A!

0.5 μm CMOS with LDD





RTA for defect annealing

LDD size is less than photolithography resolution!

A!


Spacers

CONFORMAL DEPOSITION




A!

LDD variations





A!

Self-aligned silicide (salicide)



A!


Shallow trench isolation STI



A!


Modern CMOS

Punch-through-stop layer is done by implantation immediately after doping of wells and STI




A!

CVD-W plugs



A!

0.5 μ m MOSFET cross-section



Gate oxide materials

- SiO_2 Thermal oxide, $\epsilon=4$
- NO , ONO Nitrided oxide, oxidized nitrided oxide, $\epsilon=6$
- Al_2O_3 , HfO_2
 ZrO_2 , Ta_2O_5 Amorphous and polycrystalline deposited oxides, $\epsilon=10 - 30$
- $\langle \text{Y}_2\text{O}_3 \rangle$
 $\langle \text{La}_2\text{Hf}_2\text{O}_7 \rangle$ Single crystalline deposited oxides, $\epsilon=10 - 30$
- $\text{Ba}_x\text{Sr}_{1-x}\text{TiO}_3$ Very high dielectric constant materials, $\epsilon=200$

A!

Equivalent oxide thickness EOT

$$EOT = (\varepsilon_{\text{SiO}_2} / \varepsilon_{\text{high}}) \times t_{\text{high-}\varepsilon} + t_{\text{SiO}_2}$$

EOT (6 nm ZrO₂) with zero SiO₂ interfacial layer:

$$\text{EOT} = (4/23) * 6 \text{ nm} = 1.04 \text{ nm}$$

EOT (6 nm ZrO₂) with 1 nm SiO₂ interfacial layer:

$$\text{EOT} = (4/23) * 6 \text{ nm} + 1 \text{ nm} = 2.04$$

Conclusions

- Al gate MOSFET is a start point of the CMOS process
- Further modifications of the CMOS were introduced: self-alignment, STI, LDD...
- Advanced CMOS is a mile stone of the modern microfabrication