



# CMOS technology

Victor Ovchinnikov

Chapter 26

---



# Previous material

- All process steps
- Integration
- MEMS



# CMOS steps

- Main process steps:
  - High temperature processing
    - Oxidation
    - Diffusion
    - Fusion bonding
  - Film deposition
  - Lithography
  - Etching
  - CMP
  
  - Silicide formation



# Doping doses and units

- Volume concentration,  $\text{at/cm}^3$ ,  $\text{ion/cm}^3$ 
  - Real doping
  - Si atom concentration  $4.5 \times 10^{22} \text{ Si/cm}^3$
  - Semiconductor doping is always  $< 1 \text{ at\%}$ , i.e.,  $< 4 \times 10^{20} \text{ P/cm}^3$ .
  - Highest doping takes place in poly-Si,  $1 \times 10^{20} \text{ at/cm}^3$
- Surface concentration,  $\text{ion/cm}^2$ 
  - Technological approach, used in implantation
  - Surface concentration = (volume concentration) $^{2/3}$
  - Si atom surface concentration  $(4.5 \times 10^{22})^{2/3} = 1.3 \times 10^{14} \text{ Si/cm}^2$
  - Implantation dose  $10^{12} - 10^{16} \text{ P}^+/\text{cm}^2$ , energy  $20 - 200 \text{ keV}$




# Content

- MOS (MOSFET) transistor
- Self-alignment concept
- 5  $\mu\text{m}$  polysilicon gate CMOS transistors
- LDD, silicide and STI
- New oxide materials


## *n*-channel MOSFET transistor

Theory




MOS – Metal Oxide Semiconductor

Real life




# A!


## Parasitic $p$ -channel MOS transistor



- 1 - Al
- 2 - SiO<sub>2</sub>
- 3 - diffused area





# Transistor isolation by guard rings (top view)






## *n*-channel MOS inverter




Only Al gate, not poly-Si!

## CMOS inverter

CMOS – complementary metal–oxide–semiconductor



Old - Al gate  
New - poly-Si gate



p-well

n-well

twin-well




# Content


- MOS transistor
- **Self-alignment concept**
- 5  $\mu\text{m}$  polysilicon gate CMOS transistors
- LDD, silicide and STI

## MOSFET gate alignment

Lithographic alignment. Diffusion




Self-alignment. Implantation



Theoretical misalignment is zero!

# Self-aligned wells





# Content



- MOS transistor
- Self-alignment concept
- 5  $\mu\text{m}$  polysilicon gate CMOS transistors
- LDD, silicide and STI

# A!



## Polysilicon gate CMOS inverter I

n-well implant (P, 50 keV,  $10^{13}$  cm $^{-2}$ ) and drive-in (1150 °C, 8 h)

Channel-stop implant (B, 30 keV,  $10^{12}$  cm $^{-2}$ )  
 $\text{Si}_3\text{N}_4/\text{SiO}_2$  mask



PR protected areas



Reproduced from MIT, USA









# Polysilicon gate CMOS inverter III

$n^+$ -poly ( $30 \Omega/\text{sq}$ ,  $5 \times 10^{19} \text{ cm}^{-3}$ )  
deposition (500 nm) and dry etching

$n^+$  source/drain implant ( $50 \text{ keV}$ ,  $10^{15} \text{ cm}^{-2}$ )





Reproduced from MIT, USA

# Polysilicon gate CMOS inverter IV

$p^+$  source/drain implant (40 keV,  $10^{15} \text{ cm}^{-2}$ )

Interlayer CVD oxide (PSG)






Reproduced from MIT, USA

# Polysilicon gate CMOS inverter V

Vias opening (wet)

Metal deposit and wet etching




Reproduced from MIT, USA



# Content

- MOS transistor
- Self-alignment concept
- 5 um polysilicon gate CMOS transistors (8 masks)
- LDD, silicide and STI

# 0.5 $\mu\text{m}$ CMOS with LDD




RTA for defect annealing


LDD size is less than photolithography resolution!

## Spacers


CONFORMAL DEPOSITION




PRIOR TO ETCH




ANISOTROPICALLY ETCHED TO "ENDPOINT"



## LDD variations





# Self-aligned silicide (salicide)






# Shallow trench isolation STI




# Modern CMOS


Punch-through-stop layer is done by implantation immediately after doping of wells and STI



# CVD-W plugs



# 0.5 $\mu\text{m}$ MOSFET cross-section





## Gate oxide materials

- $\text{SiO}_2$  Thermal oxide,  $\epsilon=4$
- NO, ONO Nitrided oxide, oxidized nitrided oxide,  $\epsilon=6$
- $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$   
 $\text{ZrO}_2$ ,  $\text{Ta}_2\text{O}_5$  Amorphous and polycrystalline deposited oxides,  $\epsilon=10 - 30$
- $\langle \text{Y}_2\text{O}_3 \rangle$   
 $\langle \text{La}_2\text{Hf}_2\text{O}_7 \rangle$  Single crystalline deposited oxides,  $\epsilon=10 - 30$
- $\text{Ba}_x\text{Sr}_{1-x}\text{TiO}_3$  Very high dielectric constant materials,  $\epsilon=200$



## Equivalent oxide thickness EOT

$$EOT = (\epsilon_{\text{SiO}_2} / \epsilon_{\text{high}}) \times t_{\text{high-}\epsilon} + t_{\text{SiO}_2}$$

EOT ( 6 nm ZrO<sub>2</sub>) with zero SiO<sub>2</sub> interfacial layer:

$$EOT = (4/23) * 6 \text{ nm} = 1.04 \text{ nm}$$

EOT ( 6 nm ZrO<sub>2</sub>) with 1 nm SiO<sub>2</sub> interfacial layer:

$$EOT = (4/23) * 6 \text{ nm} + 1 \text{ nm} = 2.04$$



## Conclusions

- Al gate MOSFET is a start point of the CMOS process
- Further modifications of the CMOS were introduced: self-alignment, STI, LDD...
- Advanced CMOS is a mile stone of the modern microfabrication