

# Reconfigurable switched-capacitor power converters

Gaurav Singh

ELEC-L3520 - Postgraduate Course in Electronic Circuit Design II

Aalto School of Electrical Engineering

# Outline

- Introduction
  - Topologies and optimization strategies
  - Power loss in multi-gain SC converter
  - SFG modeling and approach
  - Case study
    - Reconfigurable SC Power Converter for Low-Voltage, Low Power TEG Applications
      - SQSC vs. SPSC power stage
      - power loss minimization techniques
  - Conclusion
  - References
-

# Introduction

- SC power converters
  - Enables robust operation at ultra-low power levels
  - enhances the operation lifetime
  - achieve monolithic implementation
  - reduced size, cost and PCB footprint of overall system

- Efficiency of a SC power converter:

[All the power losses are neglected]

$$\eta = \frac{V_{out}}{CG.V_{in}}$$

- $V_{in}$  and  $V_{out}$ : input and output voltage
- CG: conversion gain

# Introduction

- Energy harvesting mechanism: output voltage fluctuates
- Even for a fixed  $V_{\text{out}}$  the efficiency changes :  $V_{\text{in}}$  (from EH) changes
- To effectively utilize the limited harvested energy
  - power management techniques: DVFS (Dynamic Voltage and Frequency Scaling)
  - adaptive variation of  $V_{\text{out}}$  w.r.t. workload
- ENTERS : reconfigurable SC power converter
  - supplies variable output for variable input voltages

# Topologies and Optimization Strategies




Fig. 1: Power regulation scheme to provide a CG of 3/2 [Rao et. al.]

## Drawbacks:

- separate charge and discharge path
- leads to large current and voltage ripples
- $C_{P3}$  remains idle




Fig. 2: Interleaving regulation scheme for the multi-gain SC power converter.

Dynamic reconfiguration of charge pumping capacitors

# Topologies and Optimization Strategies





Fig.3: Generic architecture of the multi-gain reconfigurable SC power converter

- $N$  pumping capacitors and  $6N$  switches
- $4N-5$  different CGs
- 1 to  $N$  interleaving phases

# Topologies and Optimization Strategies



- $N = 3$  pumping capacitors
- CGs :  $4 \times 3 - 5 = 7$
- 7 CGs: 1/3, 1/2, 2/3, 1, 3/2, 2 and 3

Fig.4: Different CG configuration of the reconfigurable SC power converter

# Topologies and Optimization Strategies

CG	1/3	1/2	2/3	1	3/2	2	3
$\alpha$	2/3	1/2	1/3	1	1	1	1
$\beta$	1	1	1/2	1	1	1	1/2
$\gamma$	0	0	0	0	1	1	1
$\zeta$	1	1	1	0	0	0	0
$\delta$	1/2	1	1	1	1/2	1	1
$D$	2/3	2/3	1/3	2/3	2/3	2/3	1/3

Table 1: CG configuration parameter for  $N = 3$

- Output voltage of the converter is given as:

$$V_{\text{out}} = \frac{\beta\gamma + \delta}{\beta + \delta\zeta} V_{\text{in}} - \frac{\alpha I_{\text{out}} t_d}{(\beta + \delta\zeta) C_P} \left( \frac{1}{1 - e^{-t_d/\tau_d}} + \frac{1}{1 - e^{-t_c/\tau_c}} - 1 \right)$$

- $\alpha$ ,  $\beta$ ,  $\gamma$ ,  $\zeta$ ,  $\delta$  are circuit related coefficient that are determined by CG configuration
- $D$  is duty ratio



# Power loss in a multi-gain SC converter

- Redistribution power loss:

$$P_D = \frac{\alpha I_{\text{out}}^2 t_d}{(\beta + \delta \zeta) C_P} \left( \frac{1}{1 - e^{-t_d/\tau_d}} + \frac{1}{1 - e^{-t_c/\tau_c}} - 1 \right)$$

- Switching loss:

$$P_{\text{sw}} = \sigma f_s C_{\text{ox}} \sum_{j=1}^{6N} L_j W_j V_{\text{GS}(j)}^2$$




Fig.5: Plot of power loss  $P_{\text{loss}}$  versus  $W_j$  and  $f_s$  for  $CG = 3/2$

- Total loss in power stage:

$$P_{\text{loss}} = \frac{\alpha I_{\text{out}}^2 t_d}{(\beta + \delta \zeta) C_P} \left( \frac{1}{1 - e^{-t_d/\tau_d}} + \frac{1}{1 - e^{-t_c/\tau_c}} - 1 \right) + \sigma f_s C_{\text{ox}} L_{\text{min}} \sum_{j=1}^{6N} W_j V_{\text{GS}(j)}^2$$

# SFG Modeling and Design Approach

- Highly reconfigurable power stage : increased number of power components
  - pumping capacitors and power switches
  - complexity of controller
- Using SFG:
  - reconfiguration algorithm can be optimized to achieve multiple desired voltage CGs
  - highly efficient energy delivery
  - minimised number of power components
  - small-signal analysis to be conducted at different reconfiguration scenarios

# SFG Modeling and Design Approach

- Following assumptions are made for SFG modelling:
  - all power switches are assumed to be ideal
  - passives components are assumed to be linear and time-invariant
  - equivalent series resistance (ESR) is neglected
- In order to achieve  $2N+1$  number of CGs
  - $N$  pumping capacitor
  - Nodes =  $2N + 4$





Fig.6: Power stage configuration in both phases for  $CG = 3/2$

$$V_{in} = V_{CP1} + V_{CP2}$$

$$I_{in} = I_{CP1} = I_{CP2}$$

$$I_{CP1} = s \cdot C_{CP1} \cdot V_{CP1}$$




$$I_{CP2} = s \cdot C_{CP2} \cdot V_{CP2}$$

$$I_{out} = (1/R_{out} + s \cdot C_{out}) \cdot V_{out}$$

$$V_{out} = V_{CP1} + V_{in}$$

$$V_{out} = V_{CP2} + V_{in}$$

$$I_{out} = I_{CP1} + I_{CP2}$$



# SFG Modeling and Design Approach




Fig.7: SFG of the SC power convertor with five CGs

CG	1/2	2/3	1	3/2	2
$H_1$	$K_1$	$K_1$	$K_1$	$K_1 - K_2$	$K_1 - K_2$
$H_2$	$K_1$	$K_1$	$K_1$	$-K_2$	$K_1 - K_2$
$H_3$	0	$-K_2$	0	$-K_1$	0
$H_4$	$sC_{P1}$	$sC_{P1}$	$sC_{P1}$	$sC_{P1}$	$sC_{P1}$
$H_5$	$sC_{P2}$	$sC_{P2}$	$sC_{P2}$	$sC_{P2}$	$sC_{P2}$
$H_6$	1	1	$K_2$	$K_2$	$K_2$
$H_7$	1	1	$K_2$	$K_2$	$K_2$
$H_8$	$R_{out}/(1+sR_{out}C_{out})$	$R_{out}/(1+sR_{out}C_{out})$	$R_{out}/(1+sR_{out}C_{out})$	$R_{out}/(1+sR_{out}C_{out})$	$R_{out}/(1+sR_{out}C_{out})$
$H_9$	$K_1$	$K_1$	$K_1$	$K_1$	$K_1$
$H_{10}$	$K_1$	$K_1$	$K_1$	0	$K_1$
$F_1$	$-K_1 + K_2$	$-K_1 + K_2$	$K_2$	$K_2$	$K_2$
$F_2$	$-K_1 + K_2$	$-K_1$	$K_2$	$K_2$	$K_2$




Fig.8: Illustration of step-up/step-down reconfigurable SC power converter with five CGs

# Case Study:

## Reconfigurable SC Power Converter for Low-Voltage, Low Power TEG Applications




Fig.8: Power management system with TEG as the power source

# Case Study: SQSC vs SPSC power stage




Fig.9:SQSC power stage with multiple CG (2, 3 and 4) implementation




Fig.10:SPSC power stage with multiple CG (3/2, 2, 5/2, 3 and 4) implementation



# Case Study:

## SQSC vs SPSC power stage

- SQSC: preferred power stage for power converter
- Advantage of SQSC: bottom plate parasitic capacitance experience and voltage swing of just  $V_{in}$ 
  - In SPSC bottom plate parasitic capacitance for first stage is charge to  $V_{in}$  and for the last stage is  $(N+1) \cdot V_{in}$ .
- Drawback of SQSC: it provides step-up voltage from a fixed input source
  - provides only integer CG: not efficient for low-power applications
- Advantage of SPSC: can provide fractional CGs

# Case Study: SPSC power stage




Fig. 11: Transistor level power stage implementation of the SPSC convertor

# Case Study: SPSC power stage




Fig. 12: Four cell interleaving SPSC power stage with 4-phase clock

- Interleaving technique: to reduce overall switching noise in system efficiently
- divide power stage into 4 cells and operate them with four clock phases
- each cell is discharged to the output in one phase and charged during rest three phases

# Case Study:

## Switching power loss in SPSC




Fig. 13: Two cell SPSC power stage charge and discharge operation

- During first phase
  - Parasitic capacitors of cell-A [charging] : Bottom plates of pumps are  $V_{in}$ ,  $2V_{in}$  and  $3V_{in}$
  - Parasitic capacitors of cell-B [discharging] : Bottom plate is grounded and discharged.
- During next phase:
  - voltage across parasitic caps would interchange
  - additional charge has to be supplied from  $V_{in}$
  - Meanwhile, pumping capacitors compensates its charge: degrades efficiency

# Case Study:

## Power loss minimization technique




Fig. 14: Charge recycling during the transistor phase

- this mechanism takes place during the transition of cell from discharge phase to charge phase
- before configuration of pumping cap is altered
  - all the connection broken off by turning off power switches
  - the parasitic capacitor's plates are connected together respectively
  - charge of parasitic caps from discharging phase is shared with those in charging phase
  - only half of the charge is required from  $V_{in}$  in this case: charge re-utilized

# Case Study:

## Power loss minimization technique




Fig. 15: Conventional gate drive circuit used in step-up SC power convertors.




Fig. 16: Reversion loss at start-up with high voltage gate drive

- fig. 15 shows that the drive circuit is operated from the higher of  $V_{in}$  and  $V_{out}$  voltage
- this voltage powers gate driver of the power transistors in charge pump: this architecture suffers from significant reversion loss during start-up process

# Case Study:

## Power loss minimization technique

- modified version of classic level shifter
- controlled by differential gate signals applied at the NMOS transistor pair  $M_{N1A}$  and  $M_{N1B}$
- fig. 18 depicts the state change of power transistor between ON and OFF




Fig.17:Local gate drive circuit





Fig.18:Operation of the local gate drive circuit

# Case Study: Power loss minimization technique



- the gate control signal of  $M_{N1B}$  goes low, thereby turning it off,
- while the gate control signal of  $M_{N1A}$  goes high, turning it on.
- As a result,  $M_{N1A}$  pulls the gate voltage of  $M_{P1}$  and  $M_{P1D}$  to zero, turning on those transistors.
- works well : the difference between the NMOS pair control signal voltage and the terminal voltage at the PMOS power transistor is **moderate**.



# Case Study:

## Power loss minimization technique

- If the difference becomes **too large**, the NMOS pair cannot discharge the gate potential of the PMOS power transistor to zero quickly.
- This results in a large shoot-through current
- To prevent this, an additional PMOS transistor is added to the shoot-through current paths as shown.
- This transistor prevents a shoot-through current, even when a large voltage difference exists




Fig. 19: Gate drive circuit used for large voltage shifting

# Case Study:

## Power loss minimization technique

- If the substrate of these transistors is connected to a voltage lower than any of its other terminal voltages, a reverse current can occur
- connecting the substrate of these devices to the highest voltage in the system is not a good
  - leads to a large threshold voltage
- to obtain optimal performance, control the body bias in an adaptive manner




Fig.20: Improper body biasing of the PMOS power transistor




Fig.21: Adaptive body biasing circuit

# Case Study:

## Power loss minimization technique




Fig.22: Operation of body biasing technique during charge and discharge phase

- when the circuit is charging, the voltage at the gate terminal of  $M_{P1}$  is  $0\text{ V}$ 
  - this turns on  $M_{B1}$  and turns off  $M_{B2}$
  - parasitic capacitance at the body of  $M_{P1}$  is discharged to  $V_{in}$
  - cancels any threshold modulation
- similarly, the parasitic capacitance is charged to voltage  $x \cdot V_{in}$ 
  - preventing any possible reverse current

# Conclusion

- General topologies and control schemes for dynamic reconfiguration in SC power converters are discussed
- Introduced to interleaving regulation scheme with multi-phase CG reconfiguration
- Generic reconfigurable charge pump topology was discussed
- Challenges during the optimization of SC power converters due to increased number of power component was discussed
- A step-up SC power converter designed specifically for TEG based energy harvesting application is discussed.

# References

1. Rao A, McIntyre W, Moon UK, Temes GC (2005) Noise shaping techniques applied to switched-capacitor voltage regulators. *IEEE J Solid-State Circuits* 40(2):422–429
2. Kwong J, Ramadass YK, Verma N, Chandrakasan AP (2009) A 65 nm sub-V<sub>t</sub> microcontroller with integrated SRAM and switched capacitor DC–DC converter. *IEEE J Solid-State Circuits* 44(1):115–126
3. Bayer E (2003) Optimized control of the “flying”-capacitor operating voltage in “gear-box”-charge-pumps- the key factor for a smooth operation. *IEEE Power Electron Spec Conf* 2:610–615
4. Kuo BC (1991) *Automatic control systems*. Prentice Hall, Englewood Cliffs, NJ
5. Palumbo G, Pappalardo D, Gaibotti M (2006) Charge pump with adaptive stages for non-volatile memories. *IEE Proc Circuits, Devices Syst* 153(2):136–142
6. Ma D, Luo F (2008) Robust multiple-phase switched-capacitor DC–DC power converter with digital interleaving regulation scheme. *IEEE Trans Very Large Scale Integr VLSI Syst* 16(6):611–619

# Home-Work

- Explain briefly the charge recycling technique used in SPSC converters.
- Explain briefly the technique to prevent reversion loss in SPSC converters.