



Moore's law

Victor Ovchinnikov

Chapter 38



You know

Everything!




Moore's law

- Moore's law
- Microlithography trends
- Double patterning
- FinFET


Transistor fabrication, 1950's

One chip – one transistor
Chip size 3 x 3 mm²

Alloy junction



Diffused junction





Semiconductor technology nodes

Scaling factor $\sqrt{2}$

- 10 μm – 1971
- 3 μm – 1975
- 1.5 μm – 1982
- 1 μm – 1985
- 0.8 μm – 1989
- 0.6 μm – 1994
- 0.35 μm – 1995
- 0.25 μm – 1998
- 0.18 μm – 1999
- 0.13 μm – 2000
- 90 nm – 2002
- 65 nm – 2006
- 45 nm – 2008
- 32 nm – 2010
- 22 nm – 2012
- 14 nm – 2014
- 10 nm – 2017
- 7 nm – 2018




Moore's law I

- The number of components per IC doubles every 18 -24 months.
- Introduced in 1965
- Does not depend on technology
- Reflects development of mankind, i.e., technology in general sense




The price of shrinking linewidths I



<http://www.icknowledge.com/trends/trends.html>




The price of shrinking linewidths II



<http://www.icknowledge.com/trends/trends.html>


14016 1

Product pricing



<http://www.icknowledge.com/trends/trends.html>

Microlithography trends





ITRS Roadmap 2012

A!


Phase shift mask (PSM)

- Phase shift for light traveling:
 - in the air for a distance L is
$$\Phi = 2\pi L/\lambda,$$
 - in the phase shifter material with index of refraction " n ",
$$\Phi = 2\pi nL/\lambda.$$
- For 180 degree phase shift, $\Delta\Phi = 180^\circ$, the condition for shifter thickness is given by
$$L(n-1) = \lambda/2$$




PSM and quantized SiO_2


Resolution $\lambda/2$, $\lambda=193\text{nm}$




Quantized gate oxide thickness




Dual damascene unit structure




Low-K is hard...




EUV



EUV mask



Double patterning



first pattern – PR mask

CVD or ALD deposition


spacer formation by RIE

first pattern (PR) removal

etching with spacer mask

spacer residues removing


Multiple patterning I



HM – hard mask

Multiple patterning II

FinFET Formation – Scalable to 10nm w/o EUV



Self Aligned Double Patterning
With Cut Mask for Fin and Gate






Photo-lithographically defined sacrificial structures


*TechInsights, Intel Ivybridge




1st Spacers




2nd Spacers





3rd Spacers





FinFET



14 nm FinFET: Two levels of air-gap-insulated interconnects at 80 and 160nm minimum pitches. Eight layers of 52nm pitch interconnects embedded in low-k dielectrics. 15 levels of Cu interconnect



1-D gridded layout



The vertical fins (9nm) of Intel's tri-gate transistors passing through the gates

David K. Lam et al., Multibeam Corporation and Tela Innovations


Modern patterning, 14 nm node

- 193 nm, ArF laser, immersion lithography, 300 mm

wafer

- FinFET, TiN pMOS / TiAlN nMOS gate
- Self-Aligned Double Patterning
- Intel, processor Skylake, porous low- k 1st pre-metal

dielectric






How long can this scaling continue ?

- If all goes as predicted by Moore's law, in 2059, the 100th birthday of the integrated circuit, we will have:
- 2.5 Å minimum linewidth
- 0.04 Å gate oxide thickness
- 2 mV operating voltage
- 64 exabit DRAMs (exa = 10^{18})


Strategies for device scaling

- multiple gate field effect transistor (MuGFET)
- channel strain engineering
- silicon-on-insulator-based technologies
- high- k /metal gate materials


Intel transistor gate length trend




Types of multigate MOSFET




Pi- and Omega-gate FinFETs



Strained Si n-MOSFET



Strained Si CMOS



HARP – high aspect ratio process