


ELEC-E3510 Basics of IC Design

Lecture 4:
Differential amplifier and
Current sources


Operational amplifier



Compensation

- 2 gain stages (80...120dB)
- Differential input stage
- Miller compensation
- Current biasing

Symbol:



Differential amplifier

Source-coupled pair

Assume M1 and M2 are equal and in saturation

$$I_D = k(V_{GS} - V_T)^2 \quad k = \frac{\mu C_{ox}}{2} \cdot \frac{W}{L}, \quad k_1 = k_2$$

Current and voltage equations:

$$\begin{cases} I_1 + I_2 = I_{SS} \\ V_{in} = V_{GS1} - V_{GS2} \\ I_1 = k(V_{GS1} - V_T)^2 \\ I_2 = k(V_{GS2} - V_T)^2 \end{cases}$$


Solve I_1 and I_2

$$I_1 = \frac{k}{2} \left(\sqrt{\frac{I_{SS}}{k} - \frac{V_{in}^2}{2}} + \frac{V_{in}}{\sqrt{2}} \right)^2$$

$$I_2 = \frac{k}{2} \left(\sqrt{\frac{I_{SS}}{k} - \frac{V_{in}^2}{2}} - \frac{V_{in}}{\sqrt{2}} \right)^2$$

Output difference current

$$\Delta I = I_1 - I_2 = kV_{in} \sqrt{\frac{2I_{SS}}{k} - V_{in}^2}$$



when $V_{in} = 0$ then $I_1 = I_2 = \frac{I_{ss}}{2}$

with large input voltages

saturation: either $I_1 = I_{ss}, I_2 = 0$
or $I_1 = 0, I_2 = I_{ss}$

All bias current flows through M_1 (or M_2) and M_2 (or M_1) are closed

Input saturation voltage

$$V_{in,SAT} = \pm \sqrt{\frac{I_{ss}}{k}} = \pm \sqrt{2} V_{DS_1SAT_1M1}$$

with small input voltage i.e.


$$V_{in} \ll \sqrt{\frac{I_{ss}}{k}}$$

$$\Rightarrow \Delta I_{OUT} \approx k V_{in} \sqrt{\frac{2I_{ss}}{k}} \\ = \sqrt{2k \cdot I_{ss}} \cdot V_{in}$$


$$\Delta I_{OUT} = g_{m1} \cdot V_{in}$$

$$; g_{m1} = \sqrt{2\mu C_{ox} \frac{W}{L} \frac{I_{ss}}{2}}$$

$$k = \frac{1}{2} \mu C_{ox} \frac{W}{L}$$



Gain of source-coupled pair



Assume $V_{in} = V_{in1} - V_{in2}$ is small and assign

$$V_{in1} = \frac{V_{in}}{2} \text{ ja } V_{in2} = -\frac{V_{in}}{2}$$

$$I_1 \approx \frac{I_{ss}}{2} + g_{m1} \frac{V_{in}}{2} = \frac{I_{ss}}{2} + \frac{\Delta I}{2}$$

$$I_2 \approx \frac{I_{ss}}{2} - g_{m2} \frac{V_{in}}{2} = \frac{I_{ss}}{2} - \frac{\Delta I}{2}$$

$$g_{m1} = g_{m2} = g_m$$

No signal current flows into tail current source
 \Rightarrow "virtual ground"


Small signal gain with load resistor R_L

$$\begin{aligned}\Delta V_{OUT} &= I_1 R_L - I_2 R_L \\ &= (I_1 - I_2) R_L \\ &= g_{m1} V_{in} R_L\end{aligned}$$

Solve for gain

$$\Rightarrow A_0 = \frac{\Delta V_{OUT}}{V_{in}} = g_{m1} R_L$$

AC analysis




No current flow into tail current source I_{SS} \Rightarrow "virtual ground"


$$\text{Assign } V_{in1} = \frac{V_{in}}{2} \text{ and } V_{in2} = -\frac{V_{in}}{2}$$

M1 drives current $\frac{\Delta I}{2}$ into virtual ground

M2 draws current $\frac{\Delta I}{2}$ from virtual ground



It is adequate to study only left or right half circuit



$$V_{01} = A(s) \frac{V_{in}}{2}$$

$$V_{02} = A(s) \left(-\frac{V_{in}}{2} \right)$$

$$V_{OUT} = V_{01} - V_{02} \Rightarrow V_{OUT} = A(s)V_{in}$$

Small signal analysis

Single stage amplifier analysis

Gain transferfunction

$$A(s) = -\frac{g_{m1} - sC_{GD}}{(1 + sC_{GS}R_s)(g_{DS} + g_L + sC_L)}$$

Gain:

$$A_o = -\frac{g_{m1}}{g_{DS} + g_L}$$

Poles:

$$p_{in} = -\frac{1}{C_{GS}R_s}$$

$$p_L = -\frac{g_{DS} + g_L}{C_L}$$




Zero:

$$z = \frac{g_{m1}}{C_{GD}}$$


Unity gain bandwidth:
(in fig. $p_1=p_L$ and $p_2=p_{in}$)

$$GBW = \frac{g_{m1}}{C_L}$$


(assume $p_L \ll p_{in}$)



Common-mode and signal ranges



Assume source-coupled pair not saturated



$$V_{DD} - V_{RL} = V_{DD} - R_L \cdot \frac{I_{SS}}{2}$$

$$\begin{aligned} V_{in,CM} - V_{T1,2} &= V_{DS1,SAT} + V_{S1,2} \\ V_{in,CM} - V_{GS1,2} &= V_{in,CM} - (V_{DS1,SAT} + V_{T1,2}) \\ &= V_{S1,2} \end{aligned}$$

$$\begin{aligned} V_{DS3,SAT} &= \sqrt{\frac{I_{SS}}{k_3}} \\ V_{DS3,SAT} &= \sqrt{\frac{I_{SS}}{2k_1}} = V_{DS2,SAT} \end{aligned}$$

Output signal range:

$$\max\{V_{OUT}\} = V_{DD}$$

$$\min\{V_{OUT}\} = V_{in,CM} - V_{T1}$$

$$\Delta V_{OUT} = V_{DD} - V_{in,CM} - V_{T1}$$

Input common-mode range:

maximum common-mode level:

$$V_{in,CM,MAX} - V_{T1} = V_{DD} - V_{RL} = V_{DD} - R_L \cdot \frac{I_{SS}}{2}$$

$$V_{in,CM,MAX} = V_{DD} - V_{RL} + V_{T1} = V_{DD} - R_L \cdot \frac{I_{SS}}{2} + V_{T1}$$


minimum common-mode level:

$$V_{in,CM,MIN} - V_{GS1} = V_{DS3,SAT} + V_{SS}$$

$$V_{in,CM,MIN} = V_{GS1} + V_{DS3,SAT} + V_{SS}$$

$$= V_{DS1,SAT} + V_{T1} + V_{DS3,SAT} + V_{SS}$$

Differential to single-ended conversion



Differential to single-ended conversion can be performed with a current mirror load M_3 and M_4
Assume a small input signal

$$\Delta I = I_1 - I_2 = g_m \Delta V_{in}$$

$$I_1 = \frac{I_{ss} + \Delta I}{2}$$

$$I_2 = \frac{I_{ss} - \Delta I}{2}$$

Assume equal transistors M_3 and M_4

$$V_{GS3} = V_{GS4}$$

$$\Rightarrow I_4 = I_3 = I_1$$

Current equation at output

$$\begin{aligned} I_{OUT} &= I_4 - I_2 = I_1 - I_2 \\ &= \frac{I_{ss} + \Delta I}{2} - \frac{I_{ss} - \Delta I}{2} \\ &= \Delta I \end{aligned}$$

$$I_{OUT} = g_m \Delta V_{in}$$

Current equations at nodes A and B

$$(A) g_{m1} \cdot \frac{V_{in}}{2} = -(g_{m3} + g_{DS1} + g_{DS3} + sC'_{LA})V_A$$

$$(B) -g_{m2} \left(-\frac{V_{in}}{2} \right) - g_{m4} V_A = (g_{DS2} + g_{DS4} + sC'_{LB})V_B$$

$$C'_{LA} = C_{LA} + C_{DB1} \quad \text{and} \quad C'_{LB} = C_{LB} + C_{DB2}$$

Eliminate V_A and assign $V_{out} = V_B$


$$\frac{V_B}{V_{in}} = \frac{V_{out}}{V_{in}} = \frac{1}{2} \frac{g_{m3} + g_{m4} + g_{DS1} + g_{DS3}}{g_{m3} + g_{DS1} + g_{DS3}}$$

$$\cdot \begin{pmatrix} 1 + s \frac{C'_{LA}}{2g_{m3}} \\ \hline 1 + s \frac{C'_{LA}}{g_{m3}} \end{pmatrix} \frac{g_{m1}}{g_{DS2} + g_{DS4} + sC'_{LB}}$$

$$g_{m3} = g_{m4} \text{ and } g_{m3} \gg g_{DS1}, g_{DS3}$$

$$\frac{V_{out}}{V_{in}} = \begin{pmatrix} 1 + s \frac{C'_{LA}}{2g_{m3}} \\ \hline 1 + s \frac{C'_{LA}}{g_{m3}} \end{pmatrix} \frac{g_{m1}}{g_{DS2} + g_{DS4} + sC'_{LB}}$$

$$A(s) \approx \frac{g_{m1}}{g_{DS2} + g_{DS4} + sC'_{LB}}$$





$$\text{gain: } (s=0) \Rightarrow A_0 = \frac{g_{m1}}{g_{DS2} + g_{DS4}}$$


$$\text{poles: } p_A = \frac{g_{m3}}{C'_{LA}}, \quad p_B = \frac{g_{DS2} + g_{DS4}}{C'_{LB}}$$

$$\text{zero: } z = \frac{2g_{m3}}{C'_{LA}}$$

$$\text{GBW} = \frac{g_{m1}}{C'_{LB}}$$





Common-mode and signal ranges



$$V_{DS1,SAT} = V_{DS2,SAT} = \sqrt{\frac{I_{SS}}{2k_{1,2}}}$$

$$V_{S1} = V_{S2}$$



$$V_{DS5,SAT} = \sqrt{\frac{I_{SS}}{k_5}}$$

Output signal range:

$$\max\{V_{\text{OUT}}\} = V_{\text{DD}} - V_{\text{DS4,SAT}}$$

$$\min\{V_{\text{OUT}}\} = V_{\text{in,CM}} - V_{\text{T1}}$$

$$\Delta V_{\text{OUT}} = V_{\text{DD}} - V_{\text{DS4,SAT}} - V_{\text{in,CM}} - V_{\text{T1}}$$

Input common-mode range:

maximum common-mode level:

$$V_{\text{in,CM,MAX}} - V_{\text{T1}} = V_{\text{DD}} - V_{\text{GS3}} = V_{\text{DD}} - V_{\text{DS3,SAT}} - |V_{\text{T3}}|$$

$$\Rightarrow V_{\text{in,CM,MAX}} = V_{\text{DD}} - V_{\text{DS3,SAT}} - |V_{\text{T3}}| + V_{\text{T1}}$$

minimum common-mode level:

$$V_{\text{in,CM,MIN}} - V_{\text{GS1}} = V_{\text{DS5,SAT}} + V_{\text{SS}}$$

$$V_{\text{in,CM,MIN}} = V_{\text{DS1,SAT}} + V_{\text{T1}} + V_{\text{DS5,SAT}} + V_{\text{SS}}$$

Common-mode rejection ratio (CMRR)

Common-mode rejection

- Ideal tail current source with infinite source impedance blocks the common mode signal
- common mode signal is transferred to the output when current source impedance is finite.

assume equal transistors M1 and M2

$$g_m = g_{m1} = g_{m2} \quad g_L = g_{L1} = g_{L2}$$


$$g_{DS} = g_{DS1} = g_{DS2}$$

current equations at nodes A, B and C

$$A \quad v_{o1}g_L + (v_{o1} - V)g_{DS} + g_m(V_{in1} - V) = 0$$

$$B \quad v_{o2}g_L + (v_{o2} - V)g_{DS} + g_m(V_{in2} - V) = 0$$

$$C \quad (V - v_{o1})g_{DS} - g_m(V_{in1} - V) + Vg_o + (V - V_{o2})g_{DS} - (V_{in2} - V)g_m = 0$$



solve for V_{o1} and V_{o2}

$$V_{o1} = -\frac{g_L g_m (g_D + g_m)(V_{in1} - V_{in2}) + g_o g_m (g_L + g_D)V_{in1}}{(g_L + g_D)[2g_L(g_D + g_m) + g_o(g_L + g_D)]}$$

$$V_{o2} = -\frac{g_L g_m (g_D + g_m)(V_{in2} - V_{in1}) + g_o g_m (g_L + g_D)V_{in2}}{(g_L + g_D)[2g_L(g_D + g_m) + g_o(g_L + g_D)]}$$

Differential mode signal gain:

$$\Delta V_{in} = V_{in1} - V_{in2}$$

$$\Delta V_{out} = V_{out1} - V_{out2}$$

$$A_{diff} = \frac{V_{out1} - V_{out2}}{V_{in1} - V_{in2}} = \frac{2g_L g_m (g_m + g_{DS}) + g_m g_o (g_L + g_{DS})}{(g_L + g_{DS}) [2g_L (g_{DS} + g_m) + g_o (g_L + g_{DS})]} \text{ assume } g_m \gg g_{DS}, g_o$$

$$\approx -\frac{g_m}{g_L + g_{DS}}$$

Common-mode signal gain:

$$V_{in,cm} = \frac{V_{in1} + V_{in2}}{2}$$

$$V_{out,cm} = \frac{V_{out1} + V_{out2}}{2}$$

$$A_{cm} = \frac{\frac{V_{out1} + V_{out2}}{2}}{\frac{V_{in1} + V_{in2}}{2}} = -\frac{g_m g_o}{2g_L (g_m + g_{DS}) + g_o (g_L + g_{DS})} \text{ assume } g_m \gg g_{DS}, g_o$$

$$\approx -\frac{g_o}{2(g_L + g_{DS})}$$

Common-mode signal rejection:

$$CMRR = \left| \frac{A_{diff}}{A_{cm}} \right| = 1 + 2 \frac{g_L}{g_o} \frac{g_m + g_{DS}}{g_L + g_{DS}} \approx \frac{2g_m}{g_o}$$

CMRR frequency response

Add capacitors in parallel of g_o and g_L

$$g_L \rightarrow y_L = g_L + sC_L$$

$$g_o \rightarrow y_o = g_o + sC_o$$



Assume single pole approximation

$$A_{\text{diff}}(s) = -\frac{g_m}{g_L + g_{DS} + sC_L}$$

$$A_{\text{cm}}(s) = -\frac{g_o + sC_o}{2(g_L + g_{DS} + sC_L)}$$

Common-mode rejection

$$\text{CMRR} = \frac{2g_m}{g_o + sC_o}$$



Common-mode rejection with current mirror loading

With finite current source impedance

$$A_{\text{diff}} = \frac{g_{m1}g_{m4}}{D} \left[2(g_{ds1} + g_{m1}) + g_o \left(1 + \frac{g_{ds1}}{2g_{m4}} \right) \right]$$

$$A_{\text{cm}} = -\frac{g_{m1}g_{m4}}{D} \left[2(g_{ds1} + g_{m1}) + g_o \left(1 + \frac{g_{ds1}}{2g_{m4}} \right) \right]$$

$$D = (g_{ds1} + g_{m1}) [g_{ds4}g_{ds1} + 2g_{m4}(g_{ds4} + g_{ds1})] + g_o(g_{ds1} + g_{m4})(g_{ds4} + g_{d1})$$

assume $g_m \gg g_{DS}, g_o \Rightarrow$

$$A_{\text{dm}} = \frac{g_{m1}}{g_{ds4} + g_{ds1}}$$


$$A_{\text{cm}} = \frac{-g_o g_{ds1}}{2g_{m4}(g_{ds4} + g_{ds1})}$$

$$\Rightarrow \text{CMRR} = 2 \frac{g_{m1}g_{m4}}{g_o g_{ds1}} \approx 120 \text{dB}$$

$$\Rightarrow \text{CMRR increased with factor } \frac{g_{m4}}{g_{ds1}} \approx 100 - 1000$$

Current sources


Operational amplifier




Compensation

- 2 gain stages (80...120dB)
- Differential input stage
- Miller compensation
- Current biasing

Symbol:



CMOS current mirror



Output impedance:

$$R_{\text{OUT}} = r_{\text{DS}2} = g_{\text{DS}2}^{-1}$$

Same gate voltage:

$$V_{\text{GS}1} = V_{\text{GS}2}$$

Transistors in saturation:

$$I_1 = k_1 (V_{\text{GS}1} - V_T)^2 \quad \left. \right\}$$

$$I_2 = k_2 (V_{\text{GS}2} - V_T)^2 \quad \left. \right\}$$

$$\Rightarrow k_i = \frac{\mu C_{\text{ox}} \left(\frac{W}{L} \right)_i}{2}$$

Same type of transistors (NMOS)
Different dimensions (W/L)

$$\frac{I_1}{I_2} = \frac{k_1}{k_2} = \frac{\left(\frac{W}{L} \right)_1}{\left(\frac{W}{L} \right)_2}$$


Assume same length $L_1 = L_2$

$$\Rightarrow \frac{I_1}{I_2} = \frac{W_1}{W_2}$$

Inaccuracy due to channel length modulation when

$$V_{\text{DS}1} \neq V_{\text{DS}2}$$

Effect of channel length modulation



$$I_1 = k_1 (V_{GS1} - V_T)^2 (1 + \lambda V_{DS1})$$

$$I_2 = k_2 (V_{GS2} - V_T)^2 (1 + \lambda V_{DS2})$$

$$V_{GS1} = V_{GS2} \Rightarrow$$

$$\frac{I_1}{I_2} = \frac{k_1 (1 + \lambda V_{DS1})}{k_2 (1 + \lambda V_{DS2})}$$

$$\frac{I_1}{I_2} = \left(\frac{W}{L} \right)_1 \left(1 + \lambda V_{DS1} \right)$$



$$\frac{I_1}{I_2} = \left(\frac{W}{L} \right)_2 \left(1 + \lambda V_{DS2} \right)$$

$$\lambda = \frac{I_D}{L V_E}, r_{out} \sim \frac{1}{\lambda}$$


\Rightarrow big L \Rightarrow effect of V_{DS} smaller

$$V_{DS1} = V_{DS2}$$

$$\Rightarrow \frac{I_1}{I_2} = \frac{\left(\frac{W}{L} \right)_1}{\left(\frac{W}{L} \right)_2}$$



Matching of current mirror



M1 and M2 in saturation

$$I_{D1} = \frac{1}{2} \mu C_{ox} \left(\frac{W}{L} \right)_1 (V_{GS} - V_{T1})^2$$

$$I_{D2} = \frac{1}{2} \mu C_{ox} \left(\frac{W}{L} \right)_2 (V_{GS} - V_{T2})^2$$

Let's define:

$$\Delta I_D = I_{D1} - I_{D2} \quad , \quad I_D = \frac{1}{2} (I_{D1} + I_{D2})$$



$$\Delta \left(\frac{W}{L} \right) = \left(\frac{W}{L} \right)_1 - \left(\frac{W}{L} \right)_2 \quad , \quad \frac{W}{L} = \frac{1}{2} \left(\left(\frac{W}{L} \right)_1 + \left(\frac{W}{L} \right)_2 \right)$$

$$\Delta V_T = V_{T1} - V_{T2} \quad , \quad V_T = \frac{1}{2} (V_{T1} + V_{T2})$$

$$\Rightarrow \frac{\Delta I_D}{I_D} = \frac{\Delta \left(\frac{W}{L} \right)}{\frac{W}{L}} - 2 \frac{\Delta V_T}{V_{GS} - V_T}$$

Matching improves, when $V_{GS} - V_T$ increases!

Source degeneration



DC small signal circuit of current source

Voltage equation

$$V_{out} = V_{ds2} + V_r$$

Current equation

$$\begin{aligned} I_{out} &= g_{m2} V_{gs2} + V_{ds2} \frac{1}{r_{ds2}} = -g_{m2} V_r + (V_{out} - V_r) \frac{1}{r_{ds2}} \\ &= -\left(g_{m2} + \frac{1}{r_{ds2}}\right) V_r + V_{out} \frac{1}{r_{ds2}} \end{aligned}$$

Voltage drop in r

$$V_r = I_{out} r$$



$$I_{out} = -\left(g_{m2} + \frac{1}{r_{ds2}}\right) r I_{out} + V_{out} \frac{1}{r_{ds2}}$$

Solve r_{out}

$$\frac{V_{out}}{I_{out}} = r_{out} = r_{ds2} + r + g_{m2} r_{ds2} r$$

$r_{out} \approx g_{m2} r_{ds2} r$

Cascode Current Source



DC small signal circuit of current source

Output resistance:

$$r_{\text{out}} = \frac{v_{\text{out}}}{i_{\text{out}}}$$

Assume: $v_{GS1} = \text{constant} \Rightarrow v_{GS1} = 0$

$V_{G2} = \text{constant} \Rightarrow v_{GS2} = v_{S2}$

$V_{BS2} = 0$

Voltage equation at output

$$v_{\text{out}} = v_1 + v_2 \quad v_2 = (i_{\text{out}} - g_{m2} v_{gs2}) \cdot r_{ds2} \quad v_{GS2} = -v_1$$

$$v_{\text{out}} = v_1 + (i_{\text{out}} - g_{m2} v_{gs2}) r_{ds2} = v_1 + i_{\text{out}} r_{ds2} + g_{m2} r_{ds2} v_1$$

$$v_1 = i_{\text{out}} r_{ds1}$$

$$v_{\text{out}} = i_{\text{out}} r_{ds1} + i_{\text{out}} r_{ds2} + g_{m2} r_{ds2} r_{ds1} i_{\text{out}}$$

Solve r_{out}

$$\Rightarrow r_{\text{out}} = \frac{v_{\text{out}}}{i_{\text{out}}} = r_{ds1} + r_{ds2} + g_{m2} r_{ds2} r_{ds1}$$

$r_{\text{out}} \approx g_{m2} r_{ds2} r_{ds1}$

; $g_{m2} r_{ds2} \gg 1$

Wilson current source

Output voltage equation:

$$V_{out} = V_3 + V_2$$

Insert V_3 to V_{out}

$$V_3 = r_{ds3}(i_{out} - g_{m3}(V_1 - V_2))$$

$$V_{out} = r_{ds3}(i_{out} - g_{m3}(V_1 - V_2)) + V_2$$

Insert V_1 to V_{out}



$$V_1 = -r_{ds1}g_{m1}V_2$$

$$V_{out} = r_{ds3}(i_{out} + g_{m3}(r_{ds1}g_{m1} + 1)V_2) + V_2$$

Insert V_2 to V_{out}

$$V_2 = \frac{\frac{1}{g_{m2}}r_{ds2}}{\frac{1}{g_{m2}} + r_{ds2}} i_{out} = \frac{r_{ds2}}{1 + g_{m2}r_{ds2}} i_{out}$$

$$V_{out} = r_{ds3} \left(i_{out} + g_{m3} \left(r_{ds1}g_{m1} + 1 \right) \frac{r_{ds2}}{1 + g_{m2}r_{ds2}} i_{out} \right) + \frac{r_{ds2}}{1 + g_{m2}r_{ds2}} i_{out}$$



Solve R_{out}



$$R_{out} = \frac{V_{out}}{i_{out}} = r_{ds3} + \frac{(r_{ds3}g_{m3}(r_{ds1}g_{m1} + 1) + 1)r_{ds2}}{1 + g_{m2}r_{ds2}}$$

Assume: $g_{m1}r_{ds1} \gg 1$

$$R_{out} \approx (g_{m1}r_{ds1}) \frac{g_{m3}}{g_{m2}} r_{ds3}$$

Increasing output impedance

Regulated cascode:



$$V_{\text{OUT}} = V_4 + V_3$$

$$V_3 = V_{S4} = I_{\text{OUT}} \cdot R_{DS3}$$

$$V_4 = (I_{\text{OUT}} - g_{m4} V_{GS4}) R_{DS4} = (I_{\text{OUT}} + g_{m4} (A+1) V_{S4}) R_{DS4}$$

$$V_{GS4} = -AV_{S4} - V_{S4} = -(A+1)V_{S4}$$



$$V_{G4} = A(V_b - V_{S4}) = -AV_{S4}$$

$$V_{\text{OUT}} = (I_{\text{OUT}} + g_{m4} (A+1) \cdot I_{\text{OUT}} \cdot R_{DS3}) R_{DS4} + I_{\text{OUT}} \cdot R_{DS3}$$


$$R_{\text{OUT}} = \frac{V_{\text{OUT}}}{I_{\text{OUT}}} = R_{DS3} + R_{DS4} + g_{m4} (A+1) R_{DS3} \cdot R_{DS4} \approx g_{m4} (A+1) R_{DS3} \cdot R_{DS4}$$

Generation of biasing current

Voltage divider:




PTAT current reference:



- + Simple
- Supply varies
- TEMP dependence
- Process dependence

- + Supply independent
- + Low process dependence
- + Reduced TEMP coefficient
- More complex (BJT needed)

Voltage Biasing



Transistors in saturation:

$$I_1 = I_2$$

$$I_1 = k' \left(\frac{W}{L} \right)_1 (V_{GS1} - V_{T1})^2 \quad ; k' = \frac{1}{2} \mu C_{ox}$$

$$I_2 = k' \left(\frac{W}{L} \right)_2 (V_{GS2} - |V_{T2}|)^2$$

$$V_{GS1} = V_1 - V_{SS}$$


$$V_{GS2} = V_{DD} - V_1$$

Bias voltage:

$$\Rightarrow V_1 = \frac{\sqrt{\mu_p \left(\frac{W}{L} \right)_2 (V_{DD} - |V_{TP}|)} + \sqrt{\mu_n \left(\frac{W}{L} \right)_1 (V_{SS} + V_{TN})}}{\sqrt{\mu_p \left(\frac{W}{L} \right)_2} + \sqrt{\mu_n \left(\frac{W}{L} \right)_1}}$$

$$I_B = \left(\frac{W}{L} \right)_3 I_1$$

PTAT current reference



Assume that transistors M_1 and M_2 are equal and M_3 and M_4 are equal

$$M_1 = M_2 \text{ and } M_3 = M_4$$

Then $V_{GS1} = V_{GS2}$ and

$$\Rightarrow I_1 = I_2$$

Thus the source voltages of M_3 and M_4 are equal

$$V_{S3} = V_{S4} \Rightarrow V_{BE} = I_2 R$$


and

$$I_2 = \frac{V_{BE}}{R}$$

V_{BE} is less process and power supply dependent and depends on absolute temperature T .

(PTAT = proportional to absolute temperature)

Bandgap current reference



Assume equal transistors M₁ and M₂ and M₃ and M₄

$$M_1 = M_2 \text{ and } M_3 = M_4$$

$$\text{then } V_{GS3} = V_{GS4}$$

$$\text{and } \Rightarrow I_1 = I_2 = I$$

Thus the source voltages of M₁ and M₂ are equal

$$V_{S1} = V_{S2}$$

$$\Rightarrow I_2 R = V_{BE1} - V_{BE2}$$


$$V_{BE1} = V_T \ln\left(\frac{I}{I_S}\right)$$

$$V_{BE2} = V_T \ln\left(\frac{I}{nI_S}\right)$$

$$\Rightarrow I_2 = \frac{V_T \ln(n)}{R}$$

n is the relative size of BJTs

CMOS current reference



Assume that M_3 and M_4 are equal and M_1 and M_2 are unequal

$$\text{i.e. } \left(\frac{W}{L}\right)_1 \neq \left(\frac{W}{L}\right)_2$$

$$\text{Then } I_1 = I_2$$

$$\text{However, } V_{GS1} \neq V_{GS2} \text{ if } \left(\frac{W}{L}\right)_2 > \left(\frac{W}{L}\right)_1 \Rightarrow V_{GS2} < V_{GS1}$$

A voltage difference V_{GS} is seen over resistor R

$$I_2 = \frac{(V_{GS1} - V_{GS2})}{R}$$


$$I_1 = k' \left(\frac{W}{L}\right)_1 (V_{GS1} - V_T)^2 \quad k' = \frac{1}{2} \mu C_{ox}$$

$$I_2 = k' \left(\frac{W}{L}\right)_2 (V_{GS2} - V_T)^2$$

$$\Rightarrow I_2 = \frac{1}{R^2 k'} \left[\frac{1}{\sqrt{(W/L)_1}} - \frac{1}{\sqrt{(W/L)_2}} \right]^2$$

$$I_B = \frac{(W/L)_4}{(W/L)_3} I_2$$

Bandgap voltage reference



Voltage equation for the loop:

$$V_{BE1} = V_{BE2} + I_2 R_3$$

$$\Delta V_{BE} = V_{BE1} - V_{BE2} = I_2 R_3$$

From the BJT's current equations:

$$V_{BE1} - V_{BE2} = V_T \ln \frac{I_1}{I_{S1}} - V_T \ln \frac{I_2}{I_{S2}}$$

$$\Rightarrow \Delta V_{BE} = V_T \ln \frac{I_1 I_{S2}}{I_2 I_{S1}}$$

Voltage equation for R_1 and R_2

$$V_2 = V_1 \Rightarrow I_1 R_1 = I_2 R_2$$

$$\Rightarrow \frac{I_1}{I_2} = \frac{R_2}{R_1} \Rightarrow \Delta V_{BE} = V_T \ln \frac{R_2}{R_1} \cdot \frac{I_{S2}}{I_{S1}}$$

$$I_2 = \frac{\Delta V_{BE}}{R_3} = \frac{V_T}{R_3} \ln \frac{R_2}{R_1} \cdot \frac{I_{S2}}{I_{S1}} \quad \frac{I_{S2}}{I_{S1}} = \frac{n}{1}$$

$$V_{OUT} = V_{BE1} + I_2 R_2 = V_{BE1} + \frac{R_2}{R_3} V_T \ln \frac{R_2 I_{S2}}{R_1 I_{S1}}$$

$$V_{OUT} = V_{BE1} + K V_T$$

