ELEC-E3510 Basics of IC Design

Lecture 7:

Comparators

Settling with small input step



Open loop gain:





Closed loop gain:

$$H(s) = \frac{A(s)}{1 + \beta A(s)} = \frac{1}{1 + \frac{s}{GBW}}$$

Step response for closed loop amplifier:

$$V_{out}(t) = V_{in} \left(1 - e^{-A_0 s_{p_1} t} \right) = V_{in} \left(1 - e^{-GBWt} \right)$$

Settling is exponential with small input signal. The time constant is determined by GBW:

$$GBW = \frac{g_{m1}}{C_C} \quad \text{for 2-stage amplifier}$$
$$GBW = \frac{g_{m1}}{C_L} \quad \text{for OTA amplifier}$$

Settling with large input step



The maximum speed of change in input stage:

$$\frac{dV_{O1}}{dt} = \frac{I_{SS}}{C_1 + C_C} = SR = slewrate$$

The maximum speed of change in output stage:

$$V_{02} \downarrow \qquad \frac{dV_{02}}{dt} = \frac{I_6}{C_{11}}; \qquad \text{down-step}$$
$$V_{02} \uparrow \qquad \frac{dV_{02}}{dt} = \frac{I_5 - I_6}{C_{11}}; \qquad \text{up-step}$$

Symmetrical settling when input stage dominates: Normally select

$$\frac{dV_{01}}{dt} = \frac{I_{SS}}{C_1 + C_C} < \frac{I_6}{C_{11}} = \frac{dV_{02}}{dt}$$

Closed loop system



In closed loop system

- With large input step, settling occurs first with slewing.
- After input voltage is smaller than V_{a,sat} settling occurs with GBW.



Non-symmetry in the settling of input stage

Up-pulse:

 $I_{out}(t) = I_{o} + i\omega(t)$ $\frac{dV_{out}}{dt} = \frac{I_{out}(t)}{C_{c}}$ $\Longrightarrow i_{\omega} = C_{\omega} \frac{dV_{in}(t)}{dt}$ $V_{out}(t) = \frac{1}{C_{c}} \int_{0}^{t} (I_{o} + i\omega) dt$
$$\begin{split} &= \frac{I_o}{C_C} t + \frac{C_\omega}{C_C} \int\limits_0^t \frac{dV_{in}}{dt} \cdot dt \\ &= \frac{I_o}{C_C} t + \frac{C_\omega}{C_C} \cdot V_{in} \end{split}$$





Down-pulse:

 $(1)\frac{dV_{OUT}}{dt} = -\frac{I_o - i_\omega}{C_c}$ $(2)\frac{dv_W}{dt} = \frac{dV_{OUT}}{dt} = -\frac{i_\omega}{C_\omega}$ $\Rightarrow i_\omega = \frac{C_\omega}{C_c + C_\omega} \cdot I_o$ $\Rightarrow \frac{dV_{out}}{dt} = -\frac{I_o}{C_c + C_\omega}$ $\Rightarrow SR = \frac{I_o}{C_c + C_\omega} < SR = \frac{I_o}{C_c}$





Comparator resolution



Α	Res.
40dB	30mV
60dB	3mV
80dB	0,3mV
100dB	30µV

Resolution:

$$\Delta V_n = \frac{V_{OH} - V_{OL}}{A}$$

 $V_{OH} - V_{OL} = 3V$ A_i = 30...40dB

Resolution is limited by offsets and noise.

Example: $V_{off2} = 10 \text{mV}$ $\Rightarrow \Delta V_n > \frac{V_{off2}}{A_1} = \frac{10 \text{mV}}{100} = 0,1 \text{mV}$





□ V(OUT)

■ V(OC)

Time

9



 $V_{in} = 10 mV$

Speed of the comparator



-I_{SS}

 With large input signal the speed is limited by slewing behaviour, i.e. slewing current I_{SS}.

$$\frac{dV_{1B}}{dt} = \frac{I_{SS}}{C_{1B}}$$

- With small input signal the speed is limited by small signal behaviour, i.e. transconductance of the input transistors.
- With small input signal the charging of input stage load capacitor is slow, because of small available current $I_{out} = g_m * \Delta v_{in}$

$$\frac{dV_{1B}}{dt} = \frac{g_{m1}\Delta V_{in}}{C_{1B}}$$

E.g. With 1mV input and transconductance of 1mS the output current is only 1μ A, so a load capacitor of 1pF to be charged up to 1V, will take 1μ s,

with 100μ V input 10μ s and with 10μ V input 100μ s.

Autozeroing comparator

For higher resolution offset is compensated for by using autozeroing:



Amplifier is connected to unity-gain feedback mode to sample the offset by capacitor C => frequency compensation is needed



During ϕ_1 : offset sampled to C, amplifier connected to unity-gain feedback mode ϕ_{1a}



During ϕ_2 : comparison of input, amplifier connected to open-loop mode (no compensation needed)



Autozeroing comparator

Charge injection in autozeroing comparator





Charge injection elimination





L Negative charge injection

Autozeroed fully differential comparator with a positive feedback latch



Positive feedback latch

