



# Process integration

Victor Ovchinnikov

Chapter 25



# Previous material

- Bonding
- CMP
- CMOS




# Outlook

- Wafer selection
- Metal-semiconductor contact
- Thermal budget
- Pattern limitations
- Design rules



# From process steps to functional device





# Process integration components


- **Wafer selection:**
- n-type or p-type, epitaxial or SOI wafers, resistivity, TTV
- **Materials compatibility:**
- Interfaces, thermal stresses, chemical properties
- **Process and device parameters:**
- Variation of diffusion profiles, etch profiles, lithographic linewidth...
- **Design rules:**
- CD, alignment rules
- **Mask considerations:**
- Critical and non-critical masks, undercut compensation, test chips
- **Order of process steps:**
- Annealing effect, released structures, frontside vs. backside
- **Reliability:**
- current densities, stresses, breakdown voltage





## Wafer selection

- active role for the wafer (electronic properties)?
- passive role ?
  - thermal conductivity
  - optical transparency
  - flat, smooth, mechanical support
- compatibility with equipment ?
- thermal limitations ?
- contamination ? Especially glass in Si fabs !

# SOI wafers: layer thicknesses



# Metal heater processing




1. Silicon wafer, no specific specs
2. Insulator deposition
3. Metal sputtering (or evaporation)
4. Lithography with resistor mask



5. Metal etching & resist stripping




# Diffused heater processing



1. **Cleaning**
2. Thermal oxidation
3. Lithography with heater mask
4. Oxide etching + resist strip
5. **Cleaning**
6. Diffusion (in furnace)
7. Oxide etching + resist strip
8. **Cleaning**
9. New thermal oxidation !

# Diffused vs. metal resistor


Heats up substrate  
Ohmic contact is a problem



Size determined by:  
Lithography + diffusion  
Always isotropic !!

2  $\mu\text{m}$  linewidth +  
1  $\mu\text{m}$  diffusion depth  $\rightarrow$   
1  $\mu\text{m}$  sideways diffusion  
 $\rightarrow$  4  $\mu\text{m}$  wide resistor


Heats up films below and above  
Ohmic contact is easy done



Size determined by:  
Lithography + etching  
Can be anisotropic.

2  $\mu\text{m}$  linewidth  $\rightarrow$   
2  $\mu\text{m}$  wide resistor

## 3rd option: polysilicon resistor



1. Silicon wafer
2. Oxide (insulation)
3. Poly deposition (CVD)
4. Poly doping
5. Lithography
6. Poly etching + strip PR


### Why is poly resistor option useful ?

Polysilicon resistivity can be tailored over a vast range.

Polysilicon can be thermally oxidized.

Polysilicon dry etching is well known.

# Integration: solar cell process



1. The contact holes in anti-reflective coating are non-critical


2. The metallization alignment to contact holes is critical

(in case of misalignment, metal does not fully cover holes, and gases, liquids, dirt can penetrate into silicon)



# Front end processing, i.e. before metallization


- active wafer selection (thin p-type)
- wafer cleaning
- thermal oxidation
- photoresist spinning on front
- backside oxide etching
- resist stripping
- wafer cleaning
- p+ back diffusion (boron  $10^{19} \text{ cm}^{-3}$ )
- front side oxide etching
- wafer cleaning
- n-diffusion (phosphorous  $10^{17} \text{ cm}^{-3}$ )






# Backend processing, i.e. after first metal deposition


- resist spinning on front
- metal sputtering on back side
- resist stripping
- wafer cleaning (acetone + IPA)
- PECVD nitride deposition (ARC)
- lithography for contact holes
- etching of nitride
- resist stripping
- wafer cleaning
- metal deposition on front side
- lithography of front metal
- metal etching
- photoresist stripping
- contact improvement anneal



# Metal-semiconductor I-V curves




# Ohmic contact






# A!

## Schottky contact in bipolar transistor



PtSi/*n*-Si  
Pt – 50 nm  
550 °C





# Metallization issues

- resistivity:  $\rho$  (thin film)  $>$   $\rho$  (bulk)
- contact resistance to silicon (both to  $n$  and  $p$ -type)
- thermal stability: melting point; diffusion
- electromigration resistance (current density limits)
- chemical stability: cleaning
- chemical stability: oxidation, corrosion, silicidation
- deposition: phase/texture/grain size
- deposition: adhesion/stress/hillocks
- deposition: step coverage
- surface morphology and reflectivity (next deposition/lithography)
- volatility of halogenides (plasma etching)

# A! Materials stability at high temperatures

- high temperature ( $>900^{\circ}\text{C}$ ; diffusion fast):  
really only Si,  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , SiC
- intermediate temperature ( $450\text{-}900^{\circ}\text{C}$ ):  
refractory metals not in contact with Si
- metal compatible temperature ( $<450^{\circ}\text{C}$ ):  
Si/metal interface stable, glass wafers
- polymer compatible ( $<120^{\circ}\text{C}$ ):  
evaporation, sputtering (lift-off resist)



# Thermal budget

Time-temperature limits that the device can endure.

High temperature causes:


- diffusion (in all atmospheres)
- oxidation (in oxidative atmosphere)
- damage recovery, grain growth

Some of these are wanted effects, some are problems:

- implantation damage removed
- dopants driven deeper
- silicon oxidation competes with diffusion

# Front end process

## CMOS thermal budget





# Annealing effects: physical

- grain growth (in polycrystalline materials)
- crystallization (in amorphous materials)
- diffusion of dopants (e.g. boron in silicon)
- melting (e.g. aluminum melting point 653°C, very low)
- thermal expansion and thermal stresses
- desorption of adsorbed specie



# Annealing effects: chemical

- oxidation of surface:  $\text{Ti} + \text{O}_2 \rightarrow \text{TiO}_2$
- reactions between thin films ( $\text{Al}_{12}\text{W}$ )
- reactions between substrate and thin film ( $\text{TiSi}_2$ )
- dissolution (e.g. silicon dissolves into aluminum)
- corrosion (Cl residues:  $\text{AlCl}_3$ )




# Patterns


- Lithography tools define: wavelength, mask and wafer size, chip size
- Wavelength defines PR, mask plate and resolution
- PR polarity is connected with PR type
- Mix-and-match lithography is cheap alternative
- Undercutting and mask biasing eat Si and resolution
- Device chips, test chips and alignment marks




# Contact-hole alignment I



# Alignment error + etching



Si Etch



- Step width:  $1\mu\text{m}$
- Step height  $0.5\mu\text{m}$
- Overlay error  $<100\text{nm}$

This is not what you want:  
depends too much on alignment  
success.

# Design rules I



a) Correct mask size and perfect alignment



b) Correct size but misaligned




c) Correct alignment but mask size error

## Design rules II



Top electrode is made smaller than bottom electrode, to make sure that it lands on capacitor dielectric on planar area.





## Design rules III

Minimum linewidth rule }  
Minimum spacing rule } Within one layer

**Initial assumption: minimum LW = minimum space**

Overlap rules for structures on different layers

Breaking design rules ruins your process  
(=you are expecting too much from the process)



## Conclusion

- Microfabrication process development is very long engineering process
- It demonstrates trade off between functionality and packing density in microfabriction
- Process integration is practical realization of conceptual design